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ABSTRACT
Satellites need a source of power throughout their missions to help them remain
operational for several years. The power supplies of these satellites, provided primarily
by solar arrays, must have high efficiencies and low weights in order to meet stringent
design constraints. Power conversion from these arrays is required to provide robust and
reliable conversion which performs optimally in varying conditions of peak power, solar
flux, and occlusion conditions. Since the role of these arrays is to deliver power, one of
the principle factors in achieving maximum power output from an array is tracking and
holding its maximum-power point. This point, which varies with temperature, insolation,
and loading conditions, must be continuously monitored in order to react to rapid
changes.

Until recently, the control of maximum power point tracking (MPPT) has been
implemented in microcontrollers and digital signal processors (DSPs). While DSPs can
provide a reasonable performance, they do not provide the advantages that fieldprogrammable gate arrays (FPGA) chips can potentially offer to the implementation of
MPPT control.

In comparison to DSP implementations, FPGAs offer lower cost

implementations since the functions of various components can be integrated onto the
same FPGA chip as opposed to DSPs which can perform only DSP-related computations.
In addition, FPGAs can provide equivalent or higher performance with the customization
potential of an ASIC. Because FPGAs can be reprogrammed at any time, repairs can be
performed in-situ while the system is running thus providing a high degree of robustness.
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Beside robustness, this reprogrammability can provide a high level of (i) flexibility that
can make upgrading an MPPT control system easy by merely updating or modifying the
MPPT algorithm running on the FPGA chip, and (ii) expandability that makes expanding
an FPGA-based MPPT control system to handle multi-channel control. In addition, this
reprogrammability provides a level of testability that DSPs cannot match by allowing the
emulation of the entire MPPT control system onto the FPGA chip.

This thesis proposes an FPGA-based implementation of an MPPT control system suitable
for space applications. At the core of this system, the Perturb-and-observe algorithm is
used to track the maximum power point. The algorithm runs on an Alera FLEX 10K
FPGA chip. Additional functional blocks, such as the ADC interface, FIR filter, dither
generator, and DAC interface, needed to support the MPPT control system are integrated
within the same FPGA device thus streamlining the part composition of the physical
prototype used to build this control system.
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CHAPTER ONE: INTRODUCTION

1.1 Photovoltaic Systems
The photovoltaic (PV) effect, discovered by Edmond Becquerel in 1839, is the process by
which a voltage is generated when photons strike an appropriate material [1]. The first
PV cells consisted of either AgCl or AgBr upon an electrode in the presence of an acidic
solution. Subsequent solar sells were developed either with selenium and platinum, or
copper and cuprous oxide. As silicon development progressed in the 1940s and 1950s,
the photosensitivity of doped semiconductors became apparent. In 1954, the first siliconbased solar cell was developed thus laying the road for decades of research [2].

In the 1970s, the oil crisis spurred an intense investigative effort into the development of
PV power generation. Hundreds of millions of dollars were provided by the Department
of Energy to help foster research in many areas of PV engineering [3]. Although the
discovery of the PV effect preceded these events by more than a century, significant
research remains to be completed in order to bring the efficiency level of the devices of
then to the level seen in the products available in the current marketplace.

The first silicon-based cells had efficiencies around 6% [2]. With extensive development
in this field, cells produced in research facilities can reach 35.2% efficiency. While their
efficiency is increasing steadily, production-level PV arrays can currently produce
efficiencies that are 50% to 65% of this value [3]. With peak solar levels at the earth’s
surface near 1,100 W/m2, these cells make it possible to obtain several kW from a PV
1

array on the roof of a house [1]. As efficiencies increase, PV will have a profound
impact on the marketplace.

1.2 Use of Photovoltaics in Space Applications
Space applications represent one of the most active areas of research using PV in general,
and particularly in satellite spacecrafts. In fact, satellites are non-serviceable systems that
need a source of power throughout their missions to help them remain operational for
several years. The power supplies of these satellites must have high efficiencies and low
weights in order to meet stringent design constraints [4].

Presently, PV cells constitute the primary power source of geo-stationary earth orbit
(GEO) or low earth orbit (LEO) satellites [4]. GEO satellites are presently averaging
15kW to 30kW power utilization while lower-powered LEO satellites, such as those used
for scientific purposes, are averaging around 2kW. At the high end of the spectrum, the
International Space Station is targeted to have a maximum power output of 250kW with a
nominal utilization of 75kW [5]. Based on these utilization levels, even a small increase
in efficiency can yield significantly higher output, reduce the number of required PV
cells, and help meet the end-of-life power requirements [4].

These satellites are powered by a limited number of arrays.
application, arrays can be body-mounted or deployable.

Depending on the

Body-mounted arrays are

physically fixed to the satellite, but limit the area available for gathering incident solar
energy. Deployable arrays, on the other hand, are capable of unfolding in space to
2

generate more power at the expense of an increase in design complexity [4]. Regardless
of the construction, increasing efficiency allows lower costs, and simpler design and
implementation in some cases.

1.3 Power Control of Photovoltaics in Space Applications
Since the role of PV arrays is to deliver power, one of the principle factors in achieving
maximum power output from an array is tracking and holding its maximum-power point.
This point, which varies with temperature, insolation, and loading conditions, must be
continuously monitored in order to react to rapid changes [6].

Due to the output

resistance of the array and its inherent nonlinearity, the output power of a PV array has a
natural maximum [7]. The curve containing this maximum can be characterized by the
following equation:
is = I PH − I 0 exp(

q
es − I 0 )
kT

(1.1)

where is is the array output current, es is the array output voltage, I0 is the array saturation
current, T is the array temperature in K, IPH is the light-generated current and K/q is
Boltzman’s constant [8]. As such, it is highly desirable to regulate the output voltage of
the PV array whenever possible if maximum efficiency is desired. These maximum
power points are shown in Figure 1.
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Figure 1: Characteristic V-I curves for a PV array [8].

In space applications, the loading and solar intensity experienced by the array can vary
widely. For example, the lifetime planned for the Stardust spacecraft, launched in 1999,
depicted an almost tenfold factor in the encountered solar intensities throughout its
journey. The peak power demand was calculated to fall during a time when about 30%
of the maximum energy would be available [9]. For this reason, it is crucial to track the
maximum power point during times of high availability in order to charge batteries to
service periods of high demand.

1.4 FPGA-Based Power Control in Space Applications
Until recently, the control of maximum power point tracking (MPPT) has been
implemented in microcontrollers and digital signal processors (DSPs) [10-12]. While
DSPs can provide a reasonable performance, they do not provide the high degree of
flexibility that field-programmable gate arrays (FPGA) chips offer today. In comparison
to DSP implementations, FPGAs offer equivalent or higher performance with the
4

customization potential of an ASIC.

From an implementation perspective, FPGAs

provide designers with a significantly finer grain of control at the design level, which can
lead to highly optimized implementations. As a case in point, it is possible to do more
with less by running the system at a slower clock frequency to conserve power.

As FPGA chips migrate to nanometer-range CMOS processes, they gain considerably in
gate capacity, clocking speed and programming flexibility [13]. For example, the Xilinx
Virtex-4 family of chips is fabricated using Triple-Oxide 90-nm process technology
packaged as complete reconfigurable system-on-chips targeted toward high performance
signal processing, communication applications, and embedded computing [14]. These
chips can contain (i) up to 200,000 logic cells which can pack over 2 million gates, (ii)
up to two reduced instruction set computing (RISC) PowerPC processors that can run at
450 MHz, (iii) provide DSP functions that can run at 500 MHz, and (iv) consume up to
half the power consumed in previous Xilinx high capacity FPGA chips. As part of the
growth of the FPGA industry, major FPGA vendors are producing low-cost, highperformance FPGAs designed to compete where ASICs are infeasible [13]. By targeting
this market, it is now possible to replace DSPs with a customized controller capable of
outperforming almost anything in an equivalent price range. Beside these advantages,
companies such as Altera are offering their own microcontroller cores, as vendor-tested
and guaranteed softcores, that can be implemented in and FPGA and customized – a
feature DSPs cannot claim.

As power control and regulation become even more

important, it seems likely that FPGAs will begin to replace traditional microcontrollers
and DSPs.
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1.5 FPGA Technology
Field-Programmable Gate Arrays (FPGAs) are a member of the Programmable Logic
Device (PLD) family. They are characterized by an array of logic cells surrounded by a
highly configurable interconnect structure [15].

Depending on the particular FPGA

family, the size and complexity of the logic cells will vary, as will the number and type of
interconnects throughout the device. Some devices also include RAM blocks which can
be configured as part of a design. The remainder of this section will focus on Altera
devices since the FPGA implementation described in this thesis is based on an Altera
FPGA chip.

The basic architectural approach in any FPGA is to duplicate numerous copies of a small,
configurable logic element, and connect them together using programmable
interconnects. These resources can be used to implement any design that does not exceed
space constraints.

Combined with a synthesizable Hardware Description Language

(HDL), this advantage provides a powerful tool for implementing complex logic devices.
Although FPGAs will never be as fast as ASICs, their relative high density and
reconfigurability make them the perfect solution for many applications [16].

The Altera FLEX 10K series, used in this project, is comprised of a “sea-of-gates”
architecture featuring a combination of Logic Array Blocks (LABs) and Embedded Array
Blocks (EABs). These blocks are surrounded by row and column interconnects, which
can be used to transport signals through the device. Each row of LABs contains a single
6

EAB. The LABs and EABs are connected using a specialized FastTrack Interconnect
designed for direct, high-speed communication [13]. A diagram of the block layout is
shown in Figure 2.

1.5.1 Logic Resources

Figure 2: Altera FLEX 10K device block diagram [13].

The EABs inside the FLEX 10K devices are important because each one contains a
2,048-bit RAM array. As shown in Figure 3, the EABs can be used as traditional
memory, or configured to implement complex logic functions, or other memory and
computationally intensive functions. When used as memories, they can be configured as
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256 x 8, 512 x 4, 1,024 x 2, or 2,048 x 1 memories depending on the application.
Multiple EABs can also be cascaded together if necessary [13].

Figure 3: Altera FLEX 10K Embedded Array Block (EAB) [13].

The LAB within the Altera FLEX 10K is a coarse-grain logic resource suitable for
reducing the overall demands on the interconnect resources. As indicated in Figure 4,
eight LEs are clustered together into a single LAB, which makes it fast and easy to group
the LEs into a single element for implementing medium-sized logic devices, such as an 8bit counter. Carry and Cascade I/Os are also provided for chaining multiple LABs
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together for high-speed arithmetic operations.

A single LAB is equivalent to

approximately 96 logic gates [13].

Figure 4: Altera FLEX 10K Logic Array Block (LAB) [13].

The smallest block within the FLEX 10K is the Logic Element (LE). As shown in Figure
5, the core of each LE is a 4-input Look-Up Table (LUT), coupled with some
multiplexers, gates, and a programmable flip-flop to allow synchronous operation. The
control lines going into these devices support the reconfigurable capability of the FPGA.
Each control line is attached to a simple configuration SRAM which is either set or reset
when the FPGA is programmed.

The values of these configuration pins wholly

determine the function of the LE [13]. Data and control lines are shown in Figure 5.
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Figure 5: Altera FLEX 10K Logic Element (LE) [13].

1.5.2 Routing Resources
In the Altera FastTrack Interconnect architecture, row and column channels span the
entire length of the device in order to connect the LEs and I/O pins. A row channel can
be driven by an LE or one of three column channels. A 4-to-1 multiplexer brings these
four signals together. Each LE has two multiplexers and is therefore capable of driving
two different row channels [13]. A diagram of the FastTrack Interconnect architecture is
shown in Figure 6.
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Figure 6: LAB connections to row and column interconnects [13].

Every LAB is given its own column interconnect which can then be routed to another
LAB via a row interconnect, or can go directly to an I/O pin. Figure 7 shows a general
view of the FastTrack layout throughout the device. In addition, the row interconnect
contains some half-length channels designed for nearby LABs. This allows each half to
be separately utilized where a full channel would have been needlessly monopolized by a
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single signal. As a result, routing efficiency and design density is improved throughout
the device [13].

Figure 7: Global interconnect resources [13].

1.5.3 I/O Resources
I/O Elements (IOEs) are located at the periphery of the FLEX 10K chip. As shown in
Figure 8, an IOE contains a bidirectional I/O buffer and a register that can be configured
for either input or output. In addition, the IOE allows its own register to be bypassed so
that an LE register can be used instead for faster setup times. Moreover, the IOE allows
programmable inversion of signals so that the compiler can ensure the correct value is
always available directly from the row and column interconnects [13].
12

Figure 8: Bidirectional I/O registers [13].

At both ends of every FastTrack row and column, there are row-to-IOE and column-toIOE connections, respectively. These simply allow the interconnect to be connected to
the pins in a bidirectional fashion. Both row and column IOE connections allow an input
signal to drive two row channels or two column channels, respectively [13]. Figures 9
and 10, respectively, show row-to-IOE and column-to-IOE connections.
13

Figure 9: Row-to-IOE connections [13].

Figure 10: Column-to-IOE connections [13].
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1.5.4 Device Reconfiguration
Because all the control signals within the FPGA are reconfigurable at any time, these
configuration bits are stored as SRAM inside the FPGA. At configuration time, which
can be at power-up or while the device is running, these bits are loaded into the FPGA.
Since this storage is volatile, the FPGA can perform this configuration process during
every power-up sequence. This data is created when a design is compiled, and can be
downloaded from a computer over the JTAG interface or from an on-board EEPROM. A
complete reconfiguration of a FLEX10K250A takes less than 320 ms, and smaller
devices can be expected to take proportionally less time [13].

1.6 Future Photovoltaic Applications
In addition to their use in space applications, PV arrays are finding a home in terrestrial
applications.

The thrust to make PV a major component of the world’s energy

production requires the balance of several major factors [3].

First, the cost of

manufacturing the arrays must be low enough to compete with more conventional
methods, such as nuclear, coal, and natural gas. Moreover, the implementation and
maintenance costs must also be kept to a minimum. In addition, the efficiency must be
high in order to harness as much solar energy as possible per unit area.

This is

particularly important in space-constrained locations, such as residential installations. In
every case, the underlying focus is to increase the efficiency of PV technology.

Whether the PV array is in an off-grid or grid-connected system, it is usually coupled
with an inverter to provide the AC for either residential usage or current injection into the
15

grid [17]. As with any system, ensuring that every component is operating at maximal
efficiency is fundamental to achieving high overall efficiency. In the case of PV arrays,
their characteristic V-I curve display a maximum-power point which varies with
numerous factors including temperature and insolation.

In order to insure that the

inverter never attempts to draw more than the maximum power, a condition which would
cause the power output to collapse, a MPPT device is used to regulate the PV output [10].

MPPT implementations can vary widely although they all are based on sampling of a
combination of current, voltage, and power. A MPPT algorithm is applied to locate and
track the global maximum. As the algorithm becomes effective, the control time spent at
the top of the characteristic power curve increases.

This ultimately determines the

efficiency of the MPPT system. However, in real-world implementations, numerous
challenges must be overcome in order to perform reliable MPPT. The most daunting
problem is the preponderance of noise, which can lead to sampling of false and
subsequently incorrect power calculations. In addition, characteristic power curves can
contain local maxima beside the desired global maxima. A robust MPPT implementation
must be able to overcome these problems in an accurate and robust manner.

1.7 Thesis Contributions
While several MPPT approaches have been proposed before, this thesis presents several
additions to a basic MPPT algorithm which lead to an effective MPPT design and
implementation. The algorithm and its additions are implemented on an FPGA platform.
16

By adopting this platform for MPPT control, this thesis makes the following
contributions:

(i)

Until recently, all digital MPPT implementations have been based on DSP
or microcontroller platforms. To our knowledge, this is the first FPGA
implementation for MPPT control based on our search of the literature.
This implementation presents a new development path which could yield
lower costs and higher performance.

(ii)

In general, a conventional microprocessor is capable of performing only a
single instruction at any given time. In FPGA implementations, however,
multiple copies of the MPPT algorithm can be running simultaneously,
allowing multiple channels to be easily handled with a single device. This
greatly simplifies communication and drastically reduces part counts.

(iii)

In the pursuit of reduced costs and increased economic efficiency, some
A/D and D/A concepts will be considered to see if they represent a
feasible means of further utilizing the processing power of the FPGA to
eliminate the external ADCs and DACs.

(iv)

Little technical documentation exists regarding the optimum or necessary
resolution of the ADCs and DACs available on the market.

This

documentation is necessary to integrate FPGA chips with ADCs and
DACs on prototyping boards. In the absence of such documentation, the
FPGA chip is instead used as a testbed to explore the resolution of the
ADCs and DACs. By using a part with a 16-bit resolution, the ADC or

17

DAC’s resolution can be decreased as a means of trial-and-error
experimentation until the decreased bit width begins to affect
performance. Ultimately, honing on the right resolution can yield the right
implementation thus eliminating the possibility of producing an over- or
under-designed implementation.
(v)

Since it is not well understood how dither affects the tracking
effectiveness of the MPPT algorithm, an FPGA platform, being highly
flexible, can be used to conduct significant experimentation and testing on
new dither variants as alternatives to purely sinusoidal dither as proposed
in the Hybrid MPPT algorithm [10]. Among these variants, triangular
dither will be tested to see how it handles the noise in the channel [18].

(vi)

By

using

the

available

computational

resources

and

flexible

programmability available in FPGA chips, a series of digital filters will be
tested on the inputs in order to improve the effectiveness of the MPPT
algorithm. It is anticipated that a in a noisy environment, digital filters can
reduce the amount of noise fed into the algorithm thus allowing cleaner
samples and requiring a smaller amplitude dither.
(vii)

In the overall, this thesis seeks to build a case for the of use of FPGAs in
power control applications by demonstrating how their reconfigurability,
customizability, and low cost allow them to be ideal for a wide range of
implementations.

18

1.8 Thesis Outline
Chapter 2 discusses previous work related to MPPT control and explains some historical
developments while chapter 3 describes the concepts behind MPPT, and the relevant
additions that can improve MPPT control. Chapter 4 provides detailed information about
the proposed FPGA implementation of the MPPT algorithm while chapter 5 presents the
obtained experimental results. Finally, chapter 6 summarizes the findings in this thesis
and provides directions for future research.

19

CHAPTER TWO: RELATED WORK

In this chapter, an overview of previously proposed MPPT implementations is presented.
Previous MPPT studies are based primarily on implementations based on DSPs and
microcontrollers although implementations based exclusively on analog components have
been proposed also.

A set of criteria, which can give an MPPT design noticeable

presence in the commercial market if the latter meets the former, is proposed as a basis
for evaluating the approach proposed in this thesis and previously proposed approaches.
The chapter concludes by a summary of this evaluation based on these criteria.

In [19], the authors present an MPPT design for parallel-connected PV arrays. The
design is verified with simulation in which the obtained results show that it can operate
with non-ideal and non-linear sources. By monitoring the rates of change in both the
average input current and average input power from the source, they propose to
dynamically regulate the dc-dc converter system to track the peak power point of the
source. Although the design topology is carefully laid out, the paper does not provide
any implementation details. Moreover, the proposed design consists of entirely analog
components, which can easily be affected by the presence of noise in the operating
environment.

The authors in [20] present a power supply for the Stellenbosch University Satellite with
a strong emphasis on MPPT. Due to the requirement stating that a satellite must be as
light as possible in order to carry the maximum payload, MPPT becomes important in
20

this context in order to ensure that PV arrays are maximally used. The authors propose a
controller-centered design based on a UC1846 IC chip and a converter. Their design uses
the I-V characteristics of a PV array with positive feedback to achieve MPPT control.
Although the proposed design is highly suitable for satellite applications, it lacks
robustness and subsequently cannot be expanded to parallel-connected converters.

In [21], the authors propose a microcontroller-based solution intended for PV
applications and alternate energy sources such as wind generators. The proposed design
is relatively low in cost. However, it is not sufficiently elaborate as designs proposed very
recently [10, 22]. While the authors argue for a low power solution, the Intel 80C196KC
microcontroller they selected to implement their design does not lead to a low cost
implementation, nor does it offer the flexibility of comparably-priced DSPs. As such, it
is not highly adaptable to the changing requirements of the growing PV industry.

In [11], the authors propose to implement a basic MPPT algorithm by using a Texas
Instruments TMS320C25 DSP intended primarily to provide a low cost solution. The
authors’ MPPT approach is based on the Perturb-and-Observe algorithm. In the paper,
they use the principle of energy conservation to derive small- and large-signal models for
analysis and simulations which ultimately correspond well to experimental results.
Although the authors suggest possible extensions to increase the performance of their
design by using high sampling rates, they do not provide sufficient details on how it can
be achieved. Given their suggested sampling rates, most low-end DSPs will not be
adequate for their demanding application.
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In [23], the authors propose an MPPT algorithm based on a design in which a buck
converter is coupled with a PIC16C72 controller. Implemented in this controller are
series batter voltage regulation, sensorless short circuit protection of the converter, and
intelligent shutdown and wakeup at dusk and dawn. Whereas the design is intended to be
a low cost solution, arrays of no more than 110W are tested with the controller. To
expand power handling, the authors suggest a configuration of parallel multiple
controllers. However, such a configuration would seem inadequate to handle a demand of
several Kilowatts. In addition, the authors do no provide any description of components
necessary to support current sharing.

In [10], a significantly robust system is proposed using the Perturb-and-Observe and the
Incremental Conductance algorithms. The system design is based on a 500W-capable,
dual-channel controller in which a Texas Instruments TMS320C24 DSP handles both
channels.

The design uses commercial-off-the-shelf DC-DC converters under DSP

control with a novel current-sharing concept to simplify the control requirements. The
papers explores at length current sharing via paralleling without addressing potential
opportunities to improve the basic design. In addition, no discussion was provided about
the utilization of the DSP’s internal hardware for A/D and D/A conversion.

This

utilization necessitates an increase in control hardware beyond handling two channels. If
the DSP-based design is expanded to a multiprocessor configuration to handle multichannel control, additional components such as busses have to be integrated within the
expanded configuration.

Using busses for communication add complexity to inter-
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processor communication channels and tax these processors by stripping a large portion
of their clock cycles from computation and sacrificing it to communication. At the end, a
conclusive evidence on the adequacy of DSPs in handling multi-channel MPPT control is
not provided.

While these previously proposed approaches represent significant findings on MPPT
algorithms, they do not offer convincing arguments with regard to their suitability for the
commercial market. It is expected that future markets will likely drive the need for ultrahigh efficiency and massively-paralleled MPPT solutions. Based on this rationale, this
thesis presents an FPGA-based implementation of a known MPPT algorithm. By using
an FPGA implementation, the MPPT control becomes scaleable through the selection of
an FPGA device with a suitable logic capacity.

As the MPPT control scheme is

expanded to handle multi-channels, an FPGA chip with a larger capacity can be used in
order to house the logic necessary to implement multiple instances of the MPPT
algorithm used for controlling these channels. Packing multiple algorithm instances
within the same device completely eliminates the need for any bussing structure on the
prototyping board, thus reducing hardware requirements and reserving FPGA clock
cycles solely for computing. Even in the worst case where multi-channel control may
require more than a single FPGA chip, several chips can be (i) wired directly to each
other without any bus in between [24], or (ii) connected to each other through a
programmable interconnection chip [25]. The latter chips are similar to FPGA chips in
reconfigurability with the exception that they are exclusively used for routing rather than
computing. Both interconnection approaches streamline the resulting implementation,
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simplify the testability, and increase the expandability of the design.

These

considerations make the case for investigating the full potential of FPGAs in power
control.

To offer a reasonable comparison of these approaches with the approach proposed in this
thesis, a set of criteria is put forth to motivate the comparison. This set consists of the
following criteria:
(i)

Cost: How far does an MPPT design meet the low cost constraints demanded
in the commercial market? The penetration of MPPT control technologies in
this market depends heavily on their cost.

(ii)

Performance: What performance is the MPPT design capable of providing?
Future control applications may require nimble and swift power control.

(iii)

Robustness: Is the MMPT design capable of operating in a wide range of
environmental conditions such as noisy environments? Robustness is highly
valued in the commercial market.

(iv)

Flexibility: Can the MPPT design be easily upgraded or modified to meet a
new design constraint? New efforts of research and development may require
the design to be quickly and easily modified.

(v)

Expandability: Can the MPPT design be expanded to accommodate increasing
control requirements? It is anticipated that future MPP control systems will
require handling of multi-channels.
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(vi)

Testability: Can the MPPT design be easily tested, verified, and validated
against a set of requirements? The commercial market is highly aware that
testability has a significant impact on cost.

In this thesis, it is believed that meeting these criteria by a given MPPT approach can
boost its potential in gaining some foot ground in the commercial market. To this end,
Table 1 shows a summary of the previously proposed MPPT approach and the approach
proposed in this thesis based on the listed criteria.

Table 1: Summary of previously proposed MPPT approaches.

Evaluation
Criterion
Cost
Performance
Robustness
Flexibility
Expandability
Testability
Comments

A

U

T

H

O

R

S

Siri et. al

Buekes et al.

Koutroulis et al.

Hua et al.

Wu et al.

This thesis

N/A
Low
Low
Low
High
Low
No
proposed
hardware

Low
Low
High
Low
Low
Low
Compact
Design

High
Low
Low
High
Low
High
Multiple
Applications

Swiegers et
al.
Low
Low
High
Low
Low
High
Simple
Design

Application
Specific

High Power

High
Low
High
High
Low
High
Low
Power

High
Low
High
High
High
High
Multiple
Channels

Low
High
High
High
High
High
Multiple
Channels

High
Power

Multiple
Applications

The remaining chapters in this thesis present a design which is based on a popular MPPT
algorithm and is highly suitable for a commercial market given its cost savings, its
robustness, its flexibility, and its expandability to handle multi-channel control.

25

CHAPTER THREE: MPPT SYSTEM FUNCTIONALITY
This chapter presents an overview of two basic MPPT algorithms, namely the
Incremental Conductance and the Perturb-and-Observe algorithms in addition to
tradeoffs considerations to be made when designing an MPPT control system. Section
3.1 introduces the MPPT algorithms while section 3.2 discusses how noise can be
reduced. Section 3.3 shows how to handle dither to improve the performance of the
MPPT algorithm while section 3.4 summarizes the chapter.

3.1 Basic MPPT Algorithm
MPPT can be performed by using any algorithm which can adequately detect and follow
the maximum power output of the solar array. Therefore, numerous algorithms have
been proposed to support MPPT. This thesis considers the case of two algorithms,
namely the Incremental Conductance (IncCond) algorithm and the Perturb-and-Observe
(P&O) algorithm [11].

Others proposed approaches based on fuzzy logic, neural

networks, and pilot cells are in general too complicated and expensive to implement.
However, it is anticipated that they may become cost-effective to control power in larger
PV arrays [12].

3.1.1 The Incremental Conductance Algorithm
The IncCond algorithm tracks the maximum power point by comparing the incremental
and instantaneous conductances of the PV array. By sampling changes in the array
voltage and current, the incremental conductance can be varied [11]. This essentially
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correlates to finding the point where

dP
= 0 without applying a dither to the system.
dV

The IncCond algorithm is advantageous because it has no oscillation about the power
point, thereby increasing efficiency. In general, it tracks the maximum power point
effectively under rapidly changing conditions.

However, this algorithm is usually

disregarded as requiring too much computation for the amount of time allotted, thereby
reducing the sampling frequency of the system [12]. Figure 11 shows the flowchart of
the IncCond algorithm.

Figure 11: Flowchart of the incremental conductance algorithm [10].
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3.1.2 The Perturb and Observe Algorithm
Although it is regarded as less efficient than the IncCond algorithm in some studies, the
P&O algorithm is the most commonly used algorithm for MPPT [10, 12]. The P&O
algorithm illustrated in this section is based on the MPPT system developed in [10].
Essentially, a traditional hill-climbing approach is used to track the peak power output.
Based on this point, it is known that on the left hand side of the curve,

However, on the right hand side of the curve,

∆P
>0.
∆V

∆P
< 0 . Therefore, this differential will
∆V

only be equal to zero at the peak of the power curve. Whenever the controller drifts away
from the maximum, the reference voltage can be adjusted by a constant factor in the
opposite direction. This only requires the values for voltage, current, and power from the
previous iteration in order to calculate the differentials. This yields the flowchart in
Figure 12. Although there is no agreed upon ways to evaluate the performance of an
MPPT algorithm, the effectiveness of the MPPT will be computed by
t

∫P

measured

η MPPT =

(t )dt

0

t

∫ Pactual (t )dt

(3.1)

0

This equation can serve as a straightforward yet simple metric. Figure 12 shows the
flowchart of the P&O algorithm.
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Figure 12: Perturb-and-observe algorithm flowchart [10].

3.2 Noise Cancellation and Reduction
Since MPPT implementations are usually part of larger systems containing DC-DC
converters, a considerable amount of noise can be picked up. This can potentially cause
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the system to track in the wrong direction or detect a false change in position. Therefore,
several stages of constraint checking help to lower the effects of noise.

The V-I curve for a solar array has an intrinsically negative slope. Therefore, if a value
to the contrary is seen, then it can be discarded as being corrupted by noise. So, for each
value received, the algorithm checks to make sure that

∆V
< 0 . Secondly, since this
∆I

system is voltage-driven, namely by Vref, it is generally expected that voltage changes
will be above a certain threshold. In addition, the 16-bit ADC used in the implementation
provides a quantization that is approximately 76.295µV, a value that is most likely lower
than the noise level. Therefore, a minimum value is defined and the algorithm ensures
that ∆V ≥ Vmin . In the event that the array goes to the right-hand side of the curve, where
the current decreases rapidly, it is possible for the power output to collapse to zero. Since
it is unlikely that this is desired, a minimum current threshold is declared such that
I > I min . Finally, due to the fact that the system cannot operate below a certain voltage, a
check is performed on Vref to enforce this minimum value. The algorithm will keep
Vref > Vmin at all times. This minimum value will also be used as the initial value of the

reference voltage.

3.3 Improving Dithering to Improve MPPT Performance
The main focus of the P&O algorithm lies within the dither used to perturb the control
state. By adding a dither to the signal, the Signal to Noise Ratio (SNR) is increased.
According to the authors in [18], “dither is a large suitably fluctuating component added
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to randomize the quantization process leading to a definable set of transition probabilities
for the quantizer.” In addition, it provides a predicable signal upon which MPPT can be
performed. In this implementation, the dither signal is added to the reference voltage
whenever it is detected that the load is demanding maximum power. Figure 13 shows the
effect of dither.

Figure 13: An illustration of the dither operation [10].
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START
P=VI
calculate ∆P, ∆V, ∆I

yes

∆P/∆V > 0?

Vref =Vref +Vstep

no
Vref =Vref -Vstep

yes

V-Vref < COVR?

Vref =Vref +Asin(x)

no

END

Figure 14: MPPT algorithm flowchart with dither.

Because of the approach used by the MPPT algorithm, the dither is only needed when the
system is attempting to track maximum power. There are times when the load requires
only a portion of the available power, and MPPT is not necessary. In this case, the
present output voltage of the array will exceed Vref by a pre-determined threshold COVR.
When this condition, called Output Voltage Regulation (OVR) is met, the dither signal is
no longer added to the reference voltage until MPPT is invoked again.

However, there exists an ideal value for dither in a given system in order to reach a
specific state. Unfortunately, the addition of dither introduces inevitably a fluctuation in
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the power point with time. Although the dither signal may be completely necessary for
the MPPT algorithm to work, it is still a deviation from the maximum power output, and
therefore is a power loss. Chapter 4 of this thesis addresses some methods by which the
ideal dither amplitude can be reduced so that this power can be regained.

In some rare instances, a PV array can exhibit multiple maxima on its power curve. A
modified algorithm in [10] describes a method of dithering where the amplitude is
periodically increased. This can serve to prevent the algorithm from sticking on false
local maxima. In addition, this allows the overall dither amplitude to be decreased as low
as noise allows without being concerned about the effects of these false peaks.

3.4 Summary
This chapter discussed details about the IncCond and the P&O MPPT algorithms with
special emphasis on the latter. Since the P&O algorithm relies on dithering to improve its
MPP, it discusses some general approaches by which dithered can be controlled to
improve the performance and efficiency of the algorithm. These methods will be tested
in chapter 4 of this thesis.
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CHAPTER FOUR: MPPT IMPLEMENTATION
This chapter describes the system architecture of the proposed MPPT controller and its
FPGA implementation. Section 4.1 introduces the system architecture while section 4.2
describes the blocks of the architecture. Section 4.3 presents the simulation results of the
VHLD models of the architectural blocks while section 4.4 explains the synthesis results
by mapping the architectural blocks onto an Altera FLEX 10K FPGA chip. Section 4.5
demonstrates the steps taken towards realizing a 4-channel implementation of the FPGA
controller. Section 4.6 summarizes the chapter.

4.1 System Architecture
The architecture of the MPPT system consists of a pipelined structure that facilitates
efficient data flow from a starting point, represented by the ADCs, to a terminal point
represented by the DACs. This pipelined architecture, shown in Figure 15, allows its
architectural blocks to be processing in parallel, yielding much higher utilization.

Figure 15: Pipelined system architecture.
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The P&O algorithm runs on an Altera FPGA which embedded on an Altera UP2
development board. This board contains a Flex 10K70 FPGA with approximately 70,000
equivalent gates.

The original oscillator of this board was replaced with another

oscillator operating at 10 MHz. A daughterboard containing the necessary ADCs, which
are single-input ADS8322, and DACs was designed to interface with this development
board and the main DC-DC converter. A photograph of the development board and
daughterboard is shown in Figure 16. The DACs are Texas Instruments DAC8544 with 4
separate outputs, capable of converting 16-bits within a maximum settling time of 10µs.
The ADCs selected for this architecture are 16-bit Successive Approximation Register
(SAR) devices from Texas Instruments designed to operate at a maximum of 500,000
samples per second. Beside the capability of handling parallel data, these components
were selected to strike a balance of cost, speed, and ease of implementation. A list of
components and approximate costs is shown in Table 2.
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Figure 16: Photograph of FPGA test hardware.

Table 2: Components used for this design and associated costs.

Component
Development Board
Altera EP1C3 FPGA
10.000 MHz oscillator
Daughterboard
Texas Instruments DAC8544
Texas Instruments ADS8322 (2)
Passive Components (Resistors, Capacitors, etc.)
PCB Fabrication
TOTAL

Approximate Price ($)
16.40
1.88
16.24
23.66
5.00
25.00
88.18

4.2 System Blocks
This section describes briefly the functionality and specifications of each block in the
overall system architecture.
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4.2.1 ADC Interface

Figure 17: ADC interface block.

Because the ADC used is an SAR device, it requires one clock cycle per bit in addition to
other cycles to convert and read data out of the device. Therefore, a minimum of 20
cycles are required per sample, so the 10 MHz oscillator yields the maximum sampling
rate of 500 kilosamples per second. Once the data is received, a ready signal is generated
for the next block (digital filter or averaging) to begin processing. The VHDL code of
this block is shown in Appendix A.1.
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4.2.3 Average with Downsampling

Figure 18: Downsampling block.

The averaging block accumulates 256 samples and computes their average. Essentially,
this block functions as a digital filter with a rectangular window. This filter was used in
[10] along with a 3rd order IIR. The benefit of using averaging is the easy with which one
it can be calculated without requiring any coefficients. In addition, it can be implemented
with minimal hardware in the event that the downsampling rate equals the number of
samples in the average.

4.2.4 FIR Digital Filter with Decimation
An FIR filter consists of iterative multiply-and-accumulate (MAC) operations as shown
in Figure 19.
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Figure 19: FIR Filter

Figure 20 shows the gate netlist of a 256-constant FIR filter.

Similarly to the

downsampling, the FIR filter in this system uses 256 samples. The benefit of using an
FIR over an IIR is that the FIR has linear phase and is inherently stable, despite the fact
that it requires a significantly higher order to achieve the same cutoff slope [26]. This
filter is used to test the benefits of applying different windows to the incoming samples.
The VHDL code of this block is shown in Appendix A.2.

Figure 20: Gate netlist of FIR filter.
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4.2.5 MPPT Controller

Figure 21: The MPPT controller block.

The P&O algorithm resides on the MPPT controller. This controller receives values for
voltage and current, calculates all the necessary differentials and performs updates to Vref
after the necessary error checking has been performed. Also, it stores the power, voltage,
and current values from the previous iteration. In addition, the MPPT algorithm also
detects whether the system is operating in OVR or MPPT. OVR detection is enabled
when the difference between the system voltage and Vref exceeds a certain threshold. The
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OVR flag is also used to disable dithering since it is only needed for MPPT. The VHDL
code of this controller is shown in Appendix A.5.

4.2.6 CORDIC Sinusoidal Dither Generator

Figure 22: CORDIC sinusoidal generator.

In order to implement a sinusoidal generator in FPGA, the COordinate Rotation DIgital
Computer (CORDIC) algorithm was selected. This algorithm uses a small lookup table
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and a series of iterative calculations to determine values for sine and cosine in parallel.
The accuracy of the algorithm is somewhat arbitrary, as more iterations and more precise
coefficients can provide better results at the cost of speed and area. For this application,
this proved to be a useful tradeoff, yielding very accurate calculations in only eight clock
cycles. Its VHDL code is shown in Appendix A.6.

4.2.7 Reference Voltage Summation Block

Figure 23: Reference summation block.

This block receives the value of the sinusoidal dither and Vref, and adds them together. If
the system is in OVR, then Vref is not modified. The VHDL code of this block is shown
in Appendix A.8.
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4.2.8 DAC Interface

Figure 24: DAC controller.

The DAC interface receives up to four 16-bit inputs, and continually updates each
channel on the quad DAC as data is ready. It also has references of 1V, 2V, 3V, and 4V
along with a ramp generator for testing. The VHDL code of this controller is shown in
Appendix A.9.
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4.3 Simulation Results
To verify the system architecture, simulations were performed using Altera’s Quartus II
Web Edition, version 4.1 SP2. Each block was simulated for proper functionality before
being tested in-circuit. Figure 25 shows the timing waveforms for the ADC controller,
which controls both the current ADC and voltage ADC. Since the ADCs are Successive
Approximation Register (SAR), a block is required for each bit sampled plus overhead.
Therefore, 20 clock cycles are required to receive a value from the ADC. The clock is
represented by clk, adc1_clk, and adc2_clk, while the signals adcX_busy, adcX_byte,
adcX_convst, adcX_cs, and adcX_rd represent the busy flag, 8/16-bit data width flag, the
conversion start flag, the chip select flag, and the read flag. Each ADC receives the same
control signals. The sampled data is shown as dacX_data.

CONVERSION START

ADC CHANNEL 1
READ DATA

ADC CHANNEL 2

DATA RECEIVED

Figure 25: Simulation results of ADC interface.
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Figure 26 illustrates the simulation of the MPPT controller, the unit responsible for
making the decisions regarding tracking. For each clock cycle that ready_in is high, the
voltage and current are read, and the differentials are processed in order to make
decisions about whether or not to track, and in what direction. The signals didv_test,
dp_test, dv_test, mppt_dir, skip_mppt, and ovr are internal flags based upon each
calculation and provide information about the decisions made by the algorithm. The
modified Vref is sent out on vref_out.

Figure 26: Simulation results of MPPT controller.

Figure 27 shows the simulation of the sinusoidal dither block, which performs by using
the CORDIC algorithm. A specific number of clock cycles is required to generate a
value of sin(x), at which point the algorithm raises the ready_out flag to signify that the
data is ready. The algorithm also contains a delay constant which determines the output
frequency of the dither.
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DATA READY
OUTPUT VALUES OF SIN(X)

Figure 27: Simulation results of CORDIC sine generator.

Figure 28 contains the simulation data for the quad-output DAC controller. The internal
voltage references and ramp generator are labeled as vgen1-4 and rampgen, respectively.
The inputs to the block are dac_data_1 through dac_data_4. These inputs are sent to the
DAC on dac_data in a sequential fashion, and the targeted DAC output is selected using
address lines dac_a0 and dac_a1. Three clock cycles are required for a single output,
therefore all four updates require 12 clock cycles. The remaining control signals dac_cs,
dac_ldac, dac_pd, dac_rst, dac_rw represent the chip select, load DAC command, powerdown, device reset, and read/write select flags, respectively.
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OUTPUTS FROM QUAD DAC

DAC CONTROL SIGNALS

MULTIPLEXED INPUTS TO DAC

VOLTAGE REFERENCES AND RAMP GENERATOR

Figure 28: Simulation results of DAC interface.

Figure 29 illustrates the functional operation of the dither summation block. Essentially,
this block performs gating of the dither in the event that the system is in OVR, indicated
by the ovr flag. When valid data is ready from the dither generator, ready_sine should be
high, and the value placed on sine. Likewise for Vref, ready_vref indicates that data is
ready on vref. The summation is shown on sum_data, and the ready_out flag goes high
when the addition is complete.
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INPUT READY FLAGS FORCED TO 1
SINE NOT ADDED IN OVR

OUTPUT READY FLAG

Figure 29: Simulation results of dither summation block.

The downsample block and FIR block share the same control waveforms, shown in
Figure 30 and Figure 31. On each rising clock edge, if ready_in is high then i_in and
v_in will be read, and added to an accumulator. After 256 samples have been collected,
the average or filtered result will be calculated and appear on i_out and v_out,
respectively. This can be seen best in figure 31.

INPUT READY FLAGS, DATA READ ON RISING CLK

Figure 30: Zoomed- in simulation results of downsample/FIR block.
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DATA OUTPUT READY

DATA OUTPUT AFTER 256 INPUTS

Figure 31: Zoomed-out simulation results of downsample/FIR block.

4.4 System Architecture Synthesis
After VHDL modeling, Altera’s Quartus II Web Edition, version 4.1 SP2, was used to
synthesize the different blocks in the system architecture. Table 3 shows the number of
VHDL lines of code written to specify the functionality of each block, the number of LEs
needed to implement each block in the FLEX chip, and the ratio of the implementation
LEs to the available LEs in the actual device. The device utilization is also given as a
reference. The utilization figures are based on the Altera FLEX 10K70 device, which
contains 3,744 LEs.
Table 3: VHDL specification and synthesis of each block in the system architecture.

Module Name
ADC Controller
Downsampler
MPPT Controller
CORDIC
Dither Sum
DAC Controller
TOTAL

Lines of VHDL

Logic Elements

123
76
403
140 + 37
82
163
1,024
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52
141
825
681
70
100
1,869

Device Utilization
(%)
1.39
3.77
22.04
18.19
1.87
2.67
49.92

As shown in this table, only half of the logic capacity of the FLEX 10K is used.
Although this device is a low capacity chip, it is largely sufficient to implement an entire
MPPT controller.

This result makes the case for using high capacity chips for

implementing complex controllers such as the ones used for multi-channel based on
intelligent computational approaches such as neural networks. In fact, this architecture
can easily be expanded to multiple channels based on a simpler MPPT control algorithm.
It has been shown that the total LE count used in the FPGA is low enough that multiple
copies could easily fit inside a slightly larger device. Inter-controller communication
fabric can remain entirely within the FPGA, decreasing costs and simplifying the design
of the whole system. Figure 32 shows a conceptual architecture for four-channel MPPT
control. The shaded area represents the FPGA inside of which are four separate MPPT
algorithms running concurrently. Instead of being connected by an external bus, there
exists a communications hub within the FPGA to manage the data between the individual
units. Subsequently, each channel has its own ADCs and DAC to interface with the rest
of the system.
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Figure 32: A four Parallel MPPT Channel architecture.

Table 4 shows the maximum delay and the resulting clock frequency of the synthesized
implementation of each block in the system architecture.
Table 4: Block synthesized delays and frequencies.

Module Name
ADC Controller
Downsampler
MPPT Controller
CORDIC
Dither Sum
DAC Controller

Maximum Delay
(ns)
12.8
16.1
46.9
43.7
13.6
14.0
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Clock Frequency
(MHz)
78.13
62.11
21.32
22.88
73.53
71.43

Default parameters of the synthesis tool were used to synthesize the blocks of the system
architecture. No optimization has been performed while synthesizing these blocks. As
the table shows, the slowest block is the MPPT controller with can run at a frequency of
21.32 MHz. This means that the remaining blocks in the system architecture can slow
down in order to run at the same speed as the MPPT controller. Ignoring latency
considerations outside the FPGA chip, the MPPT controller can produce a throughput of
21,321,961 power tracking points per second.

4.5 Four-Channel Realization
In order to obtain experimental verification of the four-channel implementation, efforts
were put into designing and fabricating a new board for testing. Instead of using the
FLEX 10K series, this board was designed to take an Altera Cyclone EP1C6 or EP1C12,
containing approximately 6,000 and 12,000 LEs, respectively. Although these devices
have a newer architecture, it seems likely that the LE usage will remain approximately
the same. Therefore, we will need four times as many LEs to accommodate all the
channels. If optimizations cannot make it possible to fit within 6,000 LEs, then the
EP1C12 provides a simple migration path along with the ability to embed more
complicated functionality with the added hardware. Figure 33 illustrates the first page of
the board’s schematic which mainly contains the FPGA and voltage regulation ICs.
Figure 34 shows the second schematic page, where the ADCs and DACs appear, along
with other miscellaneous components.
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Figure 33: First schematic page of four-channel implementation.

53

Figure 34: Second schematic page of four-channel implementation.
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In order to help reduce noise picked up by the board, a four-layer design was used. This
also greatly simplifies the distribution of power throughout the board and is a tremendous
aid in keeping traces short. Figures 35 and 36 show the top and bottom copper layers of
the board, respectively. 16 LEDs are included for debugging purposes and a 24-pin
connector provides communication between the four power conversion boards. A serial
EEPROM is also provided onboard for storing the FPGA configuration in order to
program the device at power-on.

Figure 35: Top layer of preliminary four-channel FPGA board.
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Figure 36: Bottom layer of preliminary four-channel FPGA board.

4.6 Summary
This chapter describes the architectural components of the system architecture of the
proposed MPPT controller. Next, it presents the results obtained from the synthesis of the
controller into an FPGA implementation. Cursory examination of synthesis results shows
that this implementation can be readily expanded to handle MPPT control for multi-
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channels without any incurring any area cost. In addition, a preliminary prototype of the
multi-channel hardware is presented, signifying a solid foundation for future work and
expansion.
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CHAPTER FIVE: PROTOTYPE TESTING
This chapter presents additional findings regarding the testing of the physical prototype
used to implement the MPPT control system. Section 5.1 explains the experimentation
and results of the initial design. Section 5.2 discusses the results of the digital filter tests,
while Section 5.3 explains the results of non-sinusoidal dithering. Section 5.4 explores
the consequences of reducing ADC resolution and Section 5.5 summarizes these findings.

Array simulators are used instead of physical solar cell arrays since the latter require
extensive configuration for accurate testing in general and indoors in particular. Figure 37
shows the experimental setup used to test in-circuit the designed MPPT controller.
Agilent E4350B, rated at 480W (60V, 8A), is a solar array simulator in which a test I-V
curve can be programmed and stored in an internal table. In order to view its outputs, the
array simulator is connected to a monitoring PC through an IEEE 488.1 General Purpose
Interface Bus (GPIB). The MPPT controller reads the current and voltage from the DCDC converter, computes Vref, and feeds it back to the converter. The test load is an
Agilent N3300A DC Electronic Load.
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Figure 37: Diagram of experimental setup.

5.1 In-Circuit Verification
Initial tests of the FPGA implementation were successful. Tracking the MPPT worked
well both at steady state and during transients. Figure 38 shows a transient between OVR
and MPPT at 2 Hz. The climb to MPPT can be observed by the ramp during the initial
dithered section. The trace labeled B represents Vref, while the traces labeled A and D
represent the output voltage and current of the solar array. The trace labeled C the
converter’s output voltage.
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Figure 38: Oscilloscope capture of MPPT transient operation.

Figure 39 shows the characteristic power signal present when MPPT tracking is
successful. The voltage signal, represented by trace A, and current signal, represented by
trace B, were multiplied within the oscilloscope to produce the power trace represented
by trace C. The voltage and current traces represent the input voltage and current from
the solar array while the power trace represents the calculated power of the two signals
combined. Close examination of the traces shows that two peaks can be observed during
each cycle of the voltage and current traces. This is due to the fact that the maximum
power point is crossed each half cycle. The distortion in the power trace is due to the
distortion of the current trace.
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SECOND PEAK
FIRST PEAK

Figure 39: Oscilloscope Capture illustrating double peak of input power.

Trace A and B represent the input voltage and current from the solar array while trace C
represents the output current from the converter. During MPPT, any changes in the load
should not cause any changes in the input voltage and current, as the controller should be
holding the array at its maximum power point. Figure 40 illustrates this condition, as the
load, functioning as a constant current sink, is undergoing a transient at 100Hz. The
traces are virtually unchanged, and the overlaid dither signal is still noticeable.

61

Figure 40: Oscilloscope capture showing changing load current (100Hz).

5.2 Digital Filter Performance
Figure 41 illustrates the efficiency increase for two FIR filters against the baseline which
had no filtering. The y-axis represents the average output power while tracking MPPT
and the x-axis represents the peak-to-peak amplitude of dither in milliVolts. The results
are averages of 10 back-to-back samples.
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Figure 41: The average power output versus dither amplitude for different filters.

This chart demonstrates a trend which highlights the performance of the FIR filters as a
means of increasing efficiency. However, this does not demonstrate the performance
increase across multiple sets of samples, and ultimately how effective this filtering
actually is.

Ideally, it is possible to obtain even higher efficiencies at the lower

amplitudes provided the noise can be removed effectively enough to allow climbing to
the maximum power point.
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5.3 Modified Dither
Figure 42 shows the system operating with a triangular dither at 100mV peak-to-peak.
Trace B represents Vref while trace A and C represent the output voltage and current of
the solar array. The overall flatness of the dithered region indicates that the tracking is
consistent once the peak is reached.

Figure 42: Input Voltage, Input Current, and Vref using triangular dither.
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5.4 Reduction of ADC Resolution
In order to test the resolution of the ADC required to perform effective MPPT, the
resolution was reduced by clearing the lower bits of the sampled current and voltage.
The curve shown in Figure 43 demonstrates the point at which the tracking begins in
order to show the effects of this reduced resolution. Based on this data, a 10-bit ADC
could easily be used, allowing the costs of the implementation to be reduced further.
Average Power vs. Resolution
120

Average power output

115

110

105

100

95
10 bits

9 bits

8 bits
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6 bits

5 bits
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Bits of resolution

Figure 43: Average power vs. ADC resolution.

5.5 Summary
This chapter presents the test results of the FPGA-based MPP control prototype. In
addition, it explores several modifications to a previously proposed design of an MPPT
65

control system for the benefit of future implementations.

Finally, it examines the

performance requirements of external components with a goal of creating a more
economical implementation.
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CHAPTER 6: CONCLUSIONS
This thesis proposes an FPGA-based implementation of an MPPT control system suitable
for space applications. At the core of this system, the P&O algorithm is used to track the
maximum power point.

The algorithm runs on an Altera FLEX 10K FPGA chip.

Additional functional blocks, such as the ADC interface, FIR filter, dither generator, and
DAC interface, needed to support the MPPT control systems are integrated within the
same FPGA device thus streamlining the part composition of the physical prototype of
used to build the MPPT control system. Integrating FPGA in an MPPT control system
provides numerous advantages. To meet performance requirements, FPGAs are desirable
since their performance can easily surpass the performance of microcontrollers and DSPs.
Thanks to their high logic capacity, FPGAs can be adapted to control MPPT for multichannel systems in parallel without imposing complex communication between the
individual controls of each channel. In addition, given their reprogrammability, FPGAs
can be used to conduct in-circuit experimentation, testing and optimization of various
parameters that affect the performance of the MPPT control system. For instance, they
can be used to determine an optimal resolution for the ADCs and DACs used in the
MPPT control system.

By knowing this resolution, only the right components are

selected without adding unnecessary costs to the cost of the system prototype.

In

addition, they can be used to design a suitable filtering scheme to attenuate the effect of
noise on the performance of the MPPT control system.
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While this thesis shows how FPGAs can be used to build cost-effective and highly
adaptable implementations of MPPT control systems, it nevertheless evokes new
directions for future research in FPGA implementations of MPPT control systems:
(i)

How much of the functionality of the ADCs and DACs can be
integrated within the FPGA? Design approaches on how to use FPGAs
to convert an analog signal to a digital value or vice-versa has been
proposed before [27, 28]. Such an integration can lower further the
costs of the implementation and facilitates system testing and
verification.

(ii)

How can the resources available on an FPGA chip be used effectively
to support a multi-channel MPPT control system? Figure 32 suggest a
possible architecture to implement multi-channel control within the
same

FPGA.

However,

other

architectures

with

efficient

communication schemes can also be mapped onto an FPGA chip.
(iii)

How can an FPGA multi-system be built to control a large scale
MPPT architecture? Single chip multi-channel control architectures
can be expanded further to handle MPPT control at a large scale. Such
systems can provide performance and flexibility that are higher than
those provided by single chip systems.

(iv)

How can the processing power of FPGAs be harnessed to implement
intelligent approaches for MPPT control that can learn and anticipate
adequate power outputs that may be needed in the near future? Control
approaches based on intelligent computational models such as neural

68

networks [29] and fuzzy logic [30] have been proposed to overcome
uncertainty, variances, and disturbances in load demand and weather
conditions. These models require substantial computation cycles in
order to produce meaningful results.

Contrary to DSPs and

microcontrollers, only highly adaptable architectures such as FPGAs
are sufficiently flexible and powerful to support these computations.

Addressing these issues can increase the efficiency of MPPT control systems, and expand
their scope to other energy applications.
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APPENDIX:
SOURCE CODE LISTING
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A.1 ADC Controller
LIBRARY IEEE;
USE IEEE.numeric_bit.ALL;
ENTITY adctest IS
PORT
(
-- input clock
clk
-- first adc inputs
adc1_busy
adc1_data
-- second adc inputs
adc2_busy
adc2_data
-- first adc outputs
adc1_clk
adc1_convst
adc1_byte
adc1_cs
adc1_rd
-- second adc outputs
adc2_clk
adc2_convst
adc2_byte
adc2_cs
adc2_rd
-- dac outputs
dac1_data
dac2_data
-- data ready output
ready_out
);
END adctest;

: IN

BIT;

: IN
: IN

BIT;
UNSIGNED(15 DOWNTO 0);

: IN
: IN

BIT;
UNSIGNED(15 DOWNTO 0);

: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT UNSIGNED(15 DOWNTO 0);
: OUT UNSIGNED(15 DOWNTO 0);
: OUT BIT

ARCHITECTURE a OF adctest IS
TYPE STATE_TYPE IS (s0, s1, s2, s3, s4);
SIGNAL state: STATE_TYPE;
SIGNAL clock_count: NATURAL RANGE 0 TO 255;
SIGNAL tmp_adc_rd: BIT;
SIGNAL tmp_adc_convst: BIT;
SIGNAL tmp_adc1_data: UNSIGNED(15 DOWNTO 0);
SIGNAL tmp_adc2_data: UNSIGNED(15 DOWNTO 0);
SIGNAL delay_count: NATURAL RANGE 0 TO 7;
SIGNAL ready_out_tmp: BIT;
BEGIN
adc1_clk <= clk;
adc2_clk <= clk;
PROCESS (clk)
BEGIN
IF (clk'EVENT AND clk = '1') THEN
CASE state IS
-- STATE 0:
WHEN s0 =>
state <= s1;
clock_count <= 0;
tmp_adc_convst <= '0';
tmp_adc_rd <= '1';
tmp_adc1_data <= tmp_adc1_data;
tmp_adc2_data <= tmp_adc2_data;
ready_out_tmp <= '0';
-- STATE 1:
WHEN s1 =>
state <= s2;
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clock_count <= 0;
tmp_adc_convst <= '1';
tmp_adc_rd <='1';
tmp_adc1_data <= tmp_adc1_data;
tmp_adc2_data <= tmp_adc2_data;
ready_out_tmp <= '0';
-- STATE 2:
WHEN s2 =>
IF (clock_count=15) THEN
state <= s3;
clock_count <= 0;
ELSE
state <= s2;
clock_count <= clock_count + 1;
END IF;
tmp_adc_convst <= '1';
tmp_adc_rd <='1';
tmp_adc1_data <= tmp_adc1_data;
tmp_adc2_data <= tmp_adc2_data;
ready_out_tmp <= '0';
-- STATE 3:
WHEN s3 =>
state <= s4;
clock_count <= 0;
tmp_adc_rd <= '0';
tmp_adc_convst <= '1';
tmp_adc1_data <= adc1_data;
tmp_adc2_data <= adc2_data;
ready_out_tmp <= '0';
-- STATE 4:
WHEN s4 =>
state <= s0;
clock_count <= 0;
tmp_adc_rd <= '1';
tmp_adc_convst <= '1';
tmp_adc1_data <= tmp_adc1_data;
tmp_adc2_data <= tmp_adc2_data;
ready_out_tmp <= '1';
END CASE;
END IF;
END PROCESS;
ready_out <= ready_out_tmp;
-- first adc parameters
adc1_byte <= '0';
adc1_cs <= '0';
adc1_convst <= tmp_adc_convst;
adc1_rd <= tmp_adc_rd;
dac1_data <= tmp_adc1_data;
-- second adc parameters
adc2_byte <= '0';
adc2_cs <= '0';
adc2_convst <= tmp_adc_convst;
adc2_rd <= tmp_adc_rd;
dac2_data <= tmp_adc2_data;
END a;
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A.2 FIR Lowpass Filter with Decimation
LIBRARY IEEE;
USE IEEE.numeric_bit.ALL;
LIBRARY work;
USE work.fir_lut16.ALL;
ENTITY fir_decimator IS
PORT
(
v_in
i_in
ready_in
clk
v_out
i_out
ready_out

: IN UNSIGNED(15 DOWNTO 0);
: IN UNSIGNED(15 DOWNTO 0);
: IN BIT;
: IN BIT;
: OUT UNSIGNED(15 DOWNTO 0);
: OUT UNSIGNED(15 DOWNTO 0);
: OUT BIT

);
END fir_decimator;
ARCHITECTURE a OF fir_decimator IS
TYPE STATE_TYPE IS (s0, s1);
SIGNAL state: STATE_TYPE;
SIGNAL v_accum: UNSIGNED(39 DOWNTO 0); -- 16+16+8=40
SIGNAL i_accum: UNSIGNED(39 DOWNTO 0);
SIGNAL v_out_tmp: UNSIGNED(15 DOWNTO 0);
SIGNAL i_out_tmp: UNSIGNED(15 DOWNTO 0);
SIGNAL ready_out_tmp: BIT;
SIGNAL sample_count: NATURAL RANGE 0 TO 255;
BEGIN
PROCESS (clk)
BEGIN
IF (clk='1' AND clk'EVENT) THEN
CASE state IS
-- STATE 0:
WHEN s0 =>
IF (ready_in='1') THEN
v_accum <= v_accum + v_in * get_table_value(sample_count);
i_accum <= i_accum + i_in * get_table_value(sample_count);
IF (sample_count=255) THEN
sample_count <= 0;
state <= s1;
ELSE
sample_count <= sample_count + 1;
state <= s0;
END IF;
ELSE
v_accum <= v_accum;
i_accum <= i_accum;
sample_count <= sample_count;
state <= s0;
END IF;
v_out_tmp <= v_out_tmp;
i_out_tmp <= i_out_tmp;
ready_out_tmp <= '0';
-- STATE 1:
WHEN s1 =>
v_out_tmp <= v_accum(31 DOWNTO 16);
i_out_tmp <= i_accum(31 DOWNTO 16);
v_accum <= X"0000000000";
i_accum <= X"0000000000";
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sample_count <= 0;
ready_out_tmp <= '1';
state <= s0;
END CASE;
END IF;
END PROCESS;
ready_out <= ready_out_tmp;
v_out <= v_out_tmp;
i_out <= i_out_tmp;
END a;
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A.3 FIR Coefficients for Rectangular Window
LIBRARY IEEE;
USE IEEE.numeric_bit.ALL;
PACKAGE fir_lut16 IS
SUBTYPE table_value_type IS UNSIGNED(15 DOWNTO 0);
SUBTYPE table_index_type IS NATURAL RANGE 0 TO 255;
FUNCTION get_table_value (table_index: table_index_type) RETURN table_value_type;
END;
PACKAGE BODY fir_lut16 IS
FUNCTION get_table_value (table_index: table_index_type) RETURN table_value_type IS
VARIABLE table_value: table_value_type;
BEGIN
CASE table_index IS
WHEN 0 =>
table_value := X"00F9";
WHEN 1 =>
table_value := X"00FA";
WHEN 2 =>
table_value := X"00FA";
WHEN 3 =>
table_value := X"00FA";
WHEN 4 =>
table_value := X"00FA";
WHEN 5 =>
table_value := X"00FA";
WHEN 6 =>
table_value := X"00FA";
WHEN 7 =>
table_value := X"00FA";
WHEN 8 =>
table_value := X"00FB";
WHEN 9 =>
table_value := X"00FB";
WHEN 10 =>
table_value := X"00FB";
WHEN 11 =>
table_value := X"00FB";
WHEN 12 =>
table_value := X"00FB";
WHEN 13 =>
table_value := X"00FB";
WHEN 14 =>
table_value := X"00FB";
WHEN 15 =>
table_value := X"00FC";
WHEN 16 =>
table_value := X"00FC";
WHEN 17 =>
table_value := X"00FC";
WHEN 18 =>
table_value := X"00FC";
WHEN 19 =>
table_value := X"00FC";
WHEN 20 =>
table_value := X"00FC";
WHEN 21 =>
table_value := X"00FC";
WHEN 22 =>
table_value := X"00FD";
WHEN 23 =>
table_value := X"00FD";
WHEN 24 =>
table_value := X"00FD";
WHEN 25 =>
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table_value
WHEN 26 =>
table_value
WHEN 27 =>
table_value
WHEN 28 =>
table_value
WHEN 29 =>
table_value
WHEN 30 =>
table_value
WHEN 31 =>
table_value
WHEN 32 =>
table_value
WHEN 33 =>
table_value
WHEN 34 =>
table_value
WHEN 35 =>
table_value
WHEN 36 =>
table_value
WHEN 37 =>
table_value
WHEN 38 =>
table_value
WHEN 39 =>
table_value
WHEN 40 =>
table_value
WHEN 41 =>
table_value
WHEN 42 =>
table_value
WHEN 43 =>
table_value
WHEN 44 =>
table_value
WHEN 45 =>
table_value
WHEN 46 =>
table_value
WHEN 47 =>
table_value
WHEN 48 =>
table_value
WHEN 49 =>
table_value
WHEN 50 =>
table_value
WHEN 51 =>
table_value
WHEN 52 =>
table_value
WHEN 53 =>
table_value
WHEN 54 =>
table_value
WHEN 55 =>
table_value
WHEN 56 =>
table_value
WHEN 57 =>
table_value
WHEN 58 =>
table_value
WHEN 59 =>
table_value
WHEN 60 =>
table_value

:= X"00FD";
:= X"00FD";
:= X"00FD";
:= X"00FD";
:= X"00FD";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0101";
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WHEN 61 =>
table_value
WHEN 62 =>
table_value
WHEN 63 =>
table_value
WHEN 64 =>
table_value
WHEN 65 =>
table_value
WHEN 66 =>
table_value
WHEN 67 =>
table_value
WHEN 68 =>
table_value
WHEN 69 =>
table_value
WHEN 70 =>
table_value
WHEN 71 =>
table_value
WHEN 72 =>
table_value
WHEN 73 =>
table_value
WHEN 74 =>
table_value
WHEN 75 =>
table_value
WHEN 76 =>
table_value
WHEN 77 =>
table_value
WHEN 78 =>
table_value
WHEN 79 =>
table_value
WHEN 80 =>
table_value
WHEN 81 =>
table_value
WHEN 82 =>
table_value
WHEN 83 =>
table_value
WHEN 84 =>
table_value
WHEN 85 =>
table_value
WHEN 86 =>
table_value
WHEN 87 =>
table_value
WHEN 88 =>
table_value
WHEN 89 =>
table_value
WHEN 90 =>
table_value
WHEN 91 =>
table_value
WHEN 92 =>
table_value
WHEN 93 =>
table_value
WHEN 94 =>
table_value
WHEN 95 =>
table_value
WHEN 96 =>

:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
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table_value
WHEN 97 =>
table_value
WHEN 98 =>
table_value
WHEN 99 =>
table_value
WHEN 100 =>
table_value
WHEN 101 =>
table_value
WHEN 102 =>
table_value
WHEN 103 =>
table_value
WHEN 104 =>
table_value
WHEN 105 =>
table_value
WHEN 106 =>
table_value
WHEN 107 =>
table_value
WHEN 108 =>
table_value
WHEN 109 =>
table_value
WHEN 110 =>
table_value
WHEN 111 =>
table_value
WHEN 112 =>
table_value
WHEN 113 =>
table_value
WHEN 114 =>
table_value
WHEN 115 =>
table_value
WHEN 116 =>
table_value
WHEN 117 =>
table_value
WHEN 118 =>
table_value
WHEN 119 =>
table_value
WHEN 120 =>
table_value
WHEN 121 =>
table_value
WHEN 122 =>
table_value
WHEN 123 =>
table_value
WHEN 124 =>
table_value
WHEN 125 =>
table_value
WHEN 126 =>
table_value
WHEN 127 =>
table_value
WHEN 128 =>
table_value
WHEN 129 =>
table_value
WHEN 130 =>
table_value
WHEN 131 =>
table_value

:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
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WHEN 132 =>
table_value
WHEN 133 =>
table_value
WHEN 134 =>
table_value
WHEN 135 =>
table_value
WHEN 136 =>
table_value
WHEN 137 =>
table_value
WHEN 138 =>
table_value
WHEN 139 =>
table_value
WHEN 140 =>
table_value
WHEN 141 =>
table_value
WHEN 142 =>
table_value
WHEN 143 =>
table_value
WHEN 144 =>
table_value
WHEN 145 =>
table_value
WHEN 146 =>
table_value
WHEN 147 =>
table_value
WHEN 148 =>
table_value
WHEN 149 =>
table_value
WHEN 150 =>
table_value
WHEN 151 =>
table_value
WHEN 152 =>
table_value
WHEN 153 =>
table_value
WHEN 154 =>
table_value
WHEN 155 =>
table_value
WHEN 156 =>
table_value
WHEN 157 =>
table_value
WHEN 158 =>
table_value
WHEN 159 =>
table_value
WHEN 160 =>
table_value
WHEN 161 =>
table_value
WHEN 162 =>
table_value
WHEN 163 =>
table_value
WHEN 164 =>
table_value
WHEN 165 =>
table_value
WHEN 166 =>
table_value
WHEN 167 =>

:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0103";
:= X"0102";
:= X"0102";
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table_value
WHEN 168 =>
table_value
WHEN 169 =>
table_value
WHEN 170 =>
table_value
WHEN 171 =>
table_value
WHEN 172 =>
table_value
WHEN 173 =>
table_value
WHEN 174 =>
table_value
WHEN 175 =>
table_value
WHEN 176 =>
table_value
WHEN 177 =>
table_value
WHEN 178 =>
table_value
WHEN 179 =>
table_value
WHEN 180 =>
table_value
WHEN 181 =>
table_value
WHEN 182 =>
table_value
WHEN 183 =>
table_value
WHEN 184 =>
table_value
WHEN 185 =>
table_value
WHEN 186 =>
table_value
WHEN 187 =>
table_value
WHEN 188 =>
table_value
WHEN 189 =>
table_value
WHEN 190 =>
table_value
WHEN 191 =>
table_value
WHEN 192 =>
table_value
WHEN 193 =>
table_value
WHEN 194 =>
table_value
WHEN 195 =>
table_value
WHEN 196 =>
table_value
WHEN 197 =>
table_value
WHEN 198 =>
table_value
WHEN 199 =>
table_value
WHEN 200 =>
table_value
WHEN 201 =>
table_value
WHEN 202 =>
table_value

:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0102";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0101";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
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WHEN 203 =>
table_value
WHEN 204 =>
table_value
WHEN 205 =>
table_value
WHEN 206 =>
table_value
WHEN 207 =>
table_value
WHEN 208 =>
table_value
WHEN 209 =>
table_value
WHEN 210 =>
table_value
WHEN 211 =>
table_value
WHEN 212 =>
table_value
WHEN 213 =>
table_value
WHEN 214 =>
table_value
WHEN 215 =>
table_value
WHEN 216 =>
table_value
WHEN 217 =>
table_value
WHEN 218 =>
table_value
WHEN 219 =>
table_value
WHEN 220 =>
table_value
WHEN 221 =>
table_value
WHEN 222 =>
table_value
WHEN 223 =>
table_value
WHEN 224 =>
table_value
WHEN 225 =>
table_value
WHEN 226 =>
table_value
WHEN 227 =>
table_value
WHEN 228 =>
table_value
WHEN 229 =>
table_value
WHEN 230 =>
table_value
WHEN 231 =>
table_value
WHEN 232 =>
table_value
WHEN 233 =>
table_value
WHEN 234 =>
table_value
WHEN 235 =>
table_value
WHEN 236 =>
table_value
WHEN 237 =>
table_value
WHEN 238 =>

:= X"0100";
:= X"0100";
:= X"0100";
:= X"0100";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FF";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FE";
:= X"00FD";
:= X"00FD";
:= X"00FD";
:= X"00FD";
:= X"00FD";
:= X"00FD";
:= X"00FD";
:= X"00FD";
:= X"00FC";
:= X"00FC";
:= X"00FC";
:= X"00FC";
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table_value :=
WHEN 239 =>
table_value :=
WHEN 240 =>
table_value :=
WHEN 241 =>
table_value :=
WHEN 242 =>
table_value :=
WHEN 243 =>
table_value :=
WHEN 244 =>
table_value :=
WHEN 245 =>
table_value :=
WHEN 246 =>
table_value :=
WHEN 247 =>
table_value :=
WHEN 248 =>
table_value :=
WHEN 249 =>
table_value :=
WHEN 250 =>
table_value :=
WHEN 251 =>
table_value :=
WHEN 252 =>
table_value :=
WHEN 253 =>
table_value :=
WHEN 254 =>
table_value :=
WHEN 255 =>
table_value :=
END CASE;
RETURN table_value;
END;
END;

X"00FC";
X"00FC";
X"00FC";
X"00FB";
X"00FB";
X"00FB";
X"00FB";
X"00FB";
X"00FB";
X"00FB";
X"00FA";
X"00FA";
X"00FA";
X"00FA";
X"00FA";
X"00FA";
X"00FA";
X"00F9";
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A.4 FIR Coefficients for Blackman-Harris Window
LIBRARY IEEE;
USE IEEE.numeric_bit.ALL;
PACKAGE fir_lut16 IS
SUBTYPE table_value_type IS UNSIGNED(15 DOWNTO 0);
SUBTYPE table_index_type IS NATURAL RANGE 0 TO 255;
FUNCTION get_table_value (table_index: table_index_type) RETURN table_value_type;
END;
PACKAGE BODY fir_lut16 IS
FUNCTION get_table_value (table_index: table_index_type) RETURN table_value_type IS
VARIABLE table_value: table_value_type;
BEGIN
CASE table_index IS
WHEN 0 =>
table_value := X"0000";
WHEN 1 =>
table_value := X"0000";
WHEN 2 =>
table_value := X"0000";
WHEN 3 =>
table_value := X"0000";
WHEN 4 =>
table_value := X"0000";
WHEN 5 =>
table_value := X"0000";
WHEN 6 =>
table_value := X"0000";
WHEN 7 =>
table_value := X"0000";
WHEN 8 =>
table_value := X"0000";
WHEN 9 =>
table_value := X"0001";
WHEN 10 =>
table_value := X"0001";
WHEN 11 =>
table_value := X"0001";
WHEN 12 =>
table_value := X"0001";
WHEN 13 =>
table_value := X"0001";
WHEN 14 =>
table_value := X"0002";
WHEN 15 =>
table_value := X"0002";
WHEN 16 =>
table_value := X"0002";
WHEN 17 =>
table_value := X"0003";
WHEN 18 =>
table_value := X"0003";
WHEN 19 =>
table_value := X"0003";
WHEN 20 =>
table_value := X"0004";
WHEN 21 =>
table_value := X"0004";
WHEN 22 =>
table_value := X"0005";
WHEN 23 =>
table_value := X"0006";
WHEN 24 =>
table_value := X"0006";
WHEN 25 =>
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table_value
WHEN 26 =>
table_value
WHEN 27 =>
table_value
WHEN 28 =>
table_value
WHEN 29 =>
table_value
WHEN 30 =>
table_value
WHEN 31 =>
table_value
WHEN 32 =>
table_value
WHEN 33 =>
table_value
WHEN 34 =>
table_value
WHEN 35 =>
table_value
WHEN 36 =>
table_value
WHEN 37 =>
table_value
WHEN 38 =>
table_value
WHEN 39 =>
table_value
WHEN 40 =>
table_value
WHEN 41 =>
table_value
WHEN 42 =>
table_value
WHEN 43 =>
table_value
WHEN 44 =>
table_value
WHEN 45 =>
table_value
WHEN 46 =>
table_value
WHEN 47 =>
table_value
WHEN 48 =>
table_value
WHEN 49 =>
table_value
WHEN 50 =>
table_value
WHEN 51 =>
table_value
WHEN 52 =>
table_value
WHEN 53 =>
table_value
WHEN 54 =>
table_value
WHEN 55 =>
table_value
WHEN 56 =>
table_value
WHEN 57 =>
table_value
WHEN 58 =>
table_value
WHEN 59 =>
table_value
WHEN 60 =>
table_value

:= X"0007";
:= X"0008";
:= X"0009";
:= X"000A";
:= X"000B";
:= X"000D";
:= X"000E";
:= X"000F";
:= X"0011";
:= X"0013";
:= X"0015";
:= X"0017";
:= X"0019";
:= X"001B";
:= X"001D";
:= X"0020";
:= X"0023";
:= X"0026";
:= X"0029";
:= X"002C";
:= X"0030";
:= X"0033";
:= X"0037";
:= X"003B";
:= X"0040";
:= X"0044";
:= X"0049";
:= X"004E";
:= X"0053";
:= X"0059";
:= X"005E";
:= X"0064";
:= X"006A";
:= X"0071";
:= X"0078";
:= X"007F";
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WHEN 61 =>
table_value
WHEN 62 =>
table_value
WHEN 63 =>
table_value
WHEN 64 =>
table_value
WHEN 65 =>
table_value
WHEN 66 =>
table_value
WHEN 67 =>
table_value
WHEN 68 =>
table_value
WHEN 69 =>
table_value
WHEN 70 =>
table_value
WHEN 71 =>
table_value
WHEN 72 =>
table_value
WHEN 73 =>
table_value
WHEN 74 =>
table_value
WHEN 75 =>
table_value
WHEN 76 =>
table_value
WHEN 77 =>
table_value
WHEN 78 =>
table_value
WHEN 79 =>
table_value
WHEN 80 =>
table_value
WHEN 81 =>
table_value
WHEN 82 =>
table_value
WHEN 83 =>
table_value
WHEN 84 =>
table_value
WHEN 85 =>
table_value
WHEN 86 =>
table_value
WHEN 87 =>
table_value
WHEN 88 =>
table_value
WHEN 89 =>
table_value
WHEN 90 =>
table_value
WHEN 91 =>
table_value
WHEN 92 =>
table_value
WHEN 93 =>
table_value
WHEN 94 =>
table_value
WHEN 95 =>
table_value
WHEN 96 =>

:= X"0086";
:= X"008D";
:= X"0095";
:= X"009D";
:= X"00A5";
:= X"00AD";
:= X"00B6";
:= X"00BF";
:= X"00C8";
:= X"00D1";
:= X"00DB";
:= X"00E5";
:= X"00EF";
:= X"00F9";
:= X"0104";
:= X"010E";
:= X"0119";
:= X"0124";
:= X"012F";
:= X"013A";
:= X"0146";
:= X"0151";
:= X"015D";
:= X"0169";
:= X"0174";
:= X"0180";
:= X"018C";
:= X"0198";
:= X"01A4";
:= X"01B0";
:= X"01BC";
:= X"01C8";
:= X"01D4";
:= X"01E0";
:= X"01EB";
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table_value
WHEN 97 =>
table_value
WHEN 98 =>
table_value
WHEN 99 =>
table_value
WHEN 100 =>
table_value
WHEN 101 =>
table_value
WHEN 102 =>
table_value
WHEN 103 =>
table_value
WHEN 104 =>
table_value
WHEN 105 =>
table_value
WHEN 106 =>
table_value
WHEN 107 =>
table_value
WHEN 108 =>
table_value
WHEN 109 =>
table_value
WHEN 110 =>
table_value
WHEN 111 =>
table_value
WHEN 112 =>
table_value
WHEN 113 =>
table_value
WHEN 114 =>
table_value
WHEN 115 =>
table_value
WHEN 116 =>
table_value
WHEN 117 =>
table_value
WHEN 118 =>
table_value
WHEN 119 =>
table_value
WHEN 120 =>
table_value
WHEN 121 =>
table_value
WHEN 122 =>
table_value
WHEN 123 =>
table_value
WHEN 124 =>
table_value
WHEN 125 =>
table_value
WHEN 126 =>
table_value
WHEN 127 =>
table_value
WHEN 128 =>
table_value
WHEN 129 =>
table_value
WHEN 130 =>
table_value
WHEN 131 =>
table_value

:= X"01F7";
:= X"0203";
:= X"020E";
:= X"0219";
:= X"0224";
:= X"022F";
:= X"0239";
:= X"0244";
:= X"024E";
:= X"0258";
:= X"0261";
:= X"026B";
:= X"0274";
:= X"027C";
:= X"0284";
:= X"028C";
:= X"0294";
:= X"029B";
:= X"02A1";
:= X"02A8";
:= X"02AE";
:= X"02B3";
:= X"02B8";
:= X"02BC";
:= X"02C0";
:= X"02C4";
:= X"02C7";
:= X"02C9";
:= X"02CB";
:= X"02CD";
:= X"02CE";
:= X"02CE";
:= X"02CE";
:= X"02CE";
:= X"02CD";
:= X"02CB";
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WHEN 132 =>
table_value
WHEN 133 =>
table_value
WHEN 134 =>
table_value
WHEN 135 =>
table_value
WHEN 136 =>
table_value
WHEN 137 =>
table_value
WHEN 138 =>
table_value
WHEN 139 =>
table_value
WHEN 140 =>
table_value
WHEN 141 =>
table_value
WHEN 142 =>
table_value
WHEN 143 =>
table_value
WHEN 144 =>
table_value
WHEN 145 =>
table_value
WHEN 146 =>
table_value
WHEN 147 =>
table_value
WHEN 148 =>
table_value
WHEN 149 =>
table_value
WHEN 150 =>
table_value
WHEN 151 =>
table_value
WHEN 152 =>
table_value
WHEN 153 =>
table_value
WHEN 154 =>
table_value
WHEN 155 =>
table_value
WHEN 156 =>
table_value
WHEN 157 =>
table_value
WHEN 158 =>
table_value
WHEN 159 =>
table_value
WHEN 160 =>
table_value
WHEN 161 =>
table_value
WHEN 162 =>
table_value
WHEN 163 =>
table_value
WHEN 164 =>
table_value
WHEN 165 =>
table_value
WHEN 166 =>
table_value
WHEN 167 =>

:= X"02C9";
:= X"02C7";
:= X"02C4";
:= X"02C0";
:= X"02BC";
:= X"02B8";
:= X"02B3";
:= X"02AE";
:= X"02A8";
:= X"02A1";
:= X"029B";
:= X"0294";
:= X"028C";
:= X"0284";
:= X"027C";
:= X"0274";
:= X"026B";
:= X"0261";
:= X"0258";
:= X"024E";
:= X"0244";
:= X"0239";
:= X"022F";
:= X"0224";
:= X"0219";
:= X"020E";
:= X"0203";
:= X"01F7";
:= X"01EB";
:= X"01E0";
:= X"01D4";
:= X"01C8";
:= X"01BC";
:= X"01B0";
:= X"01A4";
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table_value
WHEN 168 =>
table_value
WHEN 169 =>
table_value
WHEN 170 =>
table_value
WHEN 171 =>
table_value
WHEN 172 =>
table_value
WHEN 173 =>
table_value
WHEN 174 =>
table_value
WHEN 175 =>
table_value
WHEN 176 =>
table_value
WHEN 177 =>
table_value
WHEN 178 =>
table_value
WHEN 179 =>
table_value
WHEN 180 =>
table_value
WHEN 181 =>
table_value
WHEN 182 =>
table_value
WHEN 183 =>
table_value
WHEN 184 =>
table_value
WHEN 185 =>
table_value
WHEN 186 =>
table_value
WHEN 187 =>
table_value
WHEN 188 =>
table_value
WHEN 189 =>
table_value
WHEN 190 =>
table_value
WHEN 191 =>
table_value
WHEN 192 =>
table_value
WHEN 193 =>
table_value
WHEN 194 =>
table_value
WHEN 195 =>
table_value
WHEN 196 =>
table_value
WHEN 197 =>
table_value
WHEN 198 =>
table_value
WHEN 199 =>
table_value
WHEN 200 =>
table_value
WHEN 201 =>
table_value
WHEN 202 =>
table_value

:= X"0198";
:= X"018C";
:= X"0180";
:= X"0174";
:= X"0169";
:= X"015D";
:= X"0151";
:= X"0146";
:= X"013A";
:= X"012F";
:= X"0124";
:= X"0119";
:= X"010E";
:= X"0104";
:= X"00F9";
:= X"00EF";
:= X"00E5";
:= X"00DB";
:= X"00D1";
:= X"00C8";
:= X"00BF";
:= X"00B6";
:= X"00AD";
:= X"00A5";
:= X"009D";
:= X"0095";
:= X"008D";
:= X"0086";
:= X"007F";
:= X"0078";
:= X"0071";
:= X"006A";
:= X"0064";
:= X"005E";
:= X"0059";
:= X"0053";
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WHEN 203 =>
table_value
WHEN 204 =>
table_value
WHEN 205 =>
table_value
WHEN 206 =>
table_value
WHEN 207 =>
table_value
WHEN 208 =>
table_value
WHEN 209 =>
table_value
WHEN 210 =>
table_value
WHEN 211 =>
table_value
WHEN 212 =>
table_value
WHEN 213 =>
table_value
WHEN 214 =>
table_value
WHEN 215 =>
table_value
WHEN 216 =>
table_value
WHEN 217 =>
table_value
WHEN 218 =>
table_value
WHEN 219 =>
table_value
WHEN 220 =>
table_value
WHEN 221 =>
table_value
WHEN 222 =>
table_value
WHEN 223 =>
table_value
WHEN 224 =>
table_value
WHEN 225 =>
table_value
WHEN 226 =>
table_value
WHEN 227 =>
table_value
WHEN 228 =>
table_value
WHEN 229 =>
table_value
WHEN 230 =>
table_value
WHEN 231 =>
table_value
WHEN 232 =>
table_value
WHEN 233 =>
table_value
WHEN 234 =>
table_value
WHEN 235 =>
table_value
WHEN 236 =>
table_value
WHEN 237 =>
table_value
WHEN 238 =>

:= X"004E";
:= X"0049";
:= X"0044";
:= X"0040";
:= X"003B";
:= X"0037";
:= X"0033";
:= X"0030";
:= X"002C";
:= X"0029";
:= X"0026";
:= X"0023";
:= X"0020";
:= X"001D";
:= X"001B";
:= X"0019";
:= X"0017";
:= X"0015";
:= X"0013";
:= X"0011";
:= X"000F";
:= X"000E";
:= X"000D";
:= X"000B";
:= X"000A";
:= X"0009";
:= X"0008";
:= X"0007";
:= X"0006";
:= X"0006";
:= X"0005";
:= X"0004";
:= X"0004";
:= X"0003";
:= X"0003";
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table_value :=
WHEN 239 =>
table_value :=
WHEN 240 =>
table_value :=
WHEN 241 =>
table_value :=
WHEN 242 =>
table_value :=
WHEN 243 =>
table_value :=
WHEN 244 =>
table_value :=
WHEN 245 =>
table_value :=
WHEN 246 =>
table_value :=
WHEN 247 =>
table_value :=
WHEN 248 =>
table_value :=
WHEN 249 =>
table_value :=
WHEN 250 =>
table_value :=
WHEN 251 =>
table_value :=
WHEN 252 =>
table_value :=
WHEN 253 =>
table_value :=
WHEN 254 =>
table_value :=
WHEN 255 =>
table_value :=
END CASE;
RETURN table_value;
END;
END;

X"0003";
X"0002";
X"0002";
X"0002";
X"0001";
X"0001";
X"0001";
X"0001";
X"0001";
X"0000";
X"0000";
X"0000";
X"0000";
X"0000";
X"0000";
X"0000";
X"0000";
X"0000";
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A.5 MPPT Algorithm with Error Checking
LIBRARY IEEE;
USE IEEE.numeric_bit.ALL;
ENTITY mppt IS
PORT
(
v_in
i_in
ready_in
clk

: IN UNSIGNED(15 DOWNTO 0);
: IN UNSIGNED(15 DOWNTO 0);
: IN BIT;
: IN BIT;

vref_out
ready_out

: OUT UNSIGNED(15 DOWNTO 0);
: OUT BIT;

ovr
skip_mppt
dv_test
didv_test
dp_test
mppt_dir

: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT

);
END mppt;
ARCHITECTURE a OF mppt IS
TYPE STATE_TYPE IS (s0, s1, s2, s3, s4, s5, s6, s7);
SIGNAL state: STATE_TYPE;
SIGNAL
SIGNAL
SIGNAL
SIGNAL

v_prev: UNSIGNED(15 DOWNTO 0);
i_prev: UNSIGNED(15 DOWNTO 0);
p_prev: UNSIGNED(31 DOWNTO 0);
vref_out_tmp: UNSIGNED(15 DOWNTO 0);

SIGNAL
SIGNAL
SIGNAL
SIGNAL
SIGNAL
SIGNAL
SIGNAL

ovr_flag: BIT;
ready_out_tmp: BIT;
skip_mppt_tmp: BIT;
dv_test_tmp: BIT;
didv_test_tmp: BIT;
dp_test_tmp: BIT;
mppt_dir_tmp: BIT;

SIGNAL v_curr: UNSIGNED(15 DOWNTO 0);
SIGNAL i_curr: UNSIGNED(15 DOWNTO 0);
SIGNAL p_curr: UNSIGNED(31 DOWNTO 0);
SIGNAL
SIGNAL
SIGNAL
SIGNAL
SIGNAL

delta_v: INTEGER;
delta_i: INTEGER;
delta_p: INTEGER;
vref_new_tmp: UNSIGNED(15 DOWNTO 0);
ready_count: INTEGER RANGE 0 TO 7;

CONSTANT
CONSTANT
CONSTANT
CONSTANT
CONSTANT
CONSTANT

VREF_MIN: INTEGER := 22282;
I_MIN: INTEGER := 338;
V_STEP: INTEGER := 64;
V_STEP_X2: INTEGER := 128;
MIN_DV: INTEGER := 30;
OVR_THRESHOLD: INTEGER := 4096;

BEGIN
PROCESS (clk)
VARIABLE dv_check: BOOLEAN;
VARIABLE didv_check: BOOLEAN;
VARIABLE dp_check: BOOLEAN;
VARIABLE v_diff: INTEGER;
BEGIN
IF (clk='1' AND clk'EVENT) THEN
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CASE state IS
-- STATE 0
WHEN s0 =>
-- ALTERATIONS: assign our values to signals
IF (ready_in='1') THEN
v_curr <= v_in;
i_curr <= i_in;
p_curr <= v_in * i_in;
state <= s1;
ELSE
v_curr <= v_curr;
i_curr <= i_curr;
p_curr <= p_curr;
state <= s0;
END IF;
-- FLAGS
ready_out_tmp <= '0';
ovr_flag <= ovr_flag;
-- CONSERVATIONS
delta_v <= delta_v;
delta_i <= delta_i;
delta_p <= delta_p;

-- FROM STATE 1

dv_test_tmp <= dv_test_tmp;
didv_test_tmp <= didv_test_tmp;
dp_test_tmp <= dp_test_tmp;
mppt_dir_tmp <= mppt_dir_tmp;
skip_mppt_tmp <= skip_mppt_tmp;
vref_new_tmp <= vref_new_tmp;
vref_out_tmp <= vref_out_tmp;
v_prev <= v_prev;
i_prev <= i_prev;
p_prev <= p_prev;
ready_count <= 0;

-- FROM STATE 2

-- FROM STATE 3
-- FROM STATE 3, 4, 5
-- FROM STATE 6

-- FROM STATE 7

-- STATE 1
WHEN s1 =>
-- ALTERATIONS: calculate our
delta_v <= TO_INTEGER(v_curr)
delta_i <= TO_INTEGER(i_curr)
delta_p <= TO_INTEGER(p_curr)
state <= s2;

differentials
- TO_INTEGER(v_prev);
- TO_INTEGER(i_prev);
- TO_INTEGER(p_prev);

-- FLAGS
ready_out_tmp <= '0';
ovr_flag <= ovr_flag;
-- CONSERVATIONS
v_curr <= v_curr;
i_curr <= i_curr;
p_curr <= p_curr;

-- FROM STATE 0

dv_test_tmp <= dv_test_tmp;
didv_test_tmp <= didv_test_tmp;
dp_test_tmp <= dp_test_tmp;
mppt_dir_tmp <= mppt_dir_tmp;
skip_mppt_tmp <= skip_mppt_tmp;
vref_new_tmp <= vref_new_tmp;
vref_out_tmp <= vref_out_tmp;
v_prev <= v_prev;
i_prev <= i_prev;
p_prev <= p_prev;
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-- FROM STATE 2

-- FROM STATE 3
-- FROM STATE 3, 4, 5
-- FROM STATE 6

ready_count <= 0;

-- FROM STATE 7

-- STATE 2
WHEN s2 =>
--ALTERATIONS: check requirements in parameter changes
dv_check := (ABS(delta_v) < MIN_DV);
didv_check := ((delta_v < 0) XNOR (delta_i < 0));
dp_check := (delta_p = 0);
IF (dv_check) THEN dv_test_tmp <= '1';
ELSE dv_test_tmp <= '0'; END IF;
IF (didv_check) THEN didv_test_tmp <= '1';
ELSE didv_test_tmp <= '0'; END IF;
IF (dp_check) THEN dp_test_tmp <= '1';
ELSE dp_test_tmp <= '0'; END IF;
v_diff:= TO_INTEGER(v_curr) - TO_INTEGER(vref_out_tmp);
IF (v_diff < OVR_THRESHOLD) THEN
ovr_flag <= '0';
ELSE
ovr_flag <= '1';
END IF;
state <= s3;
-- FLAGS
ready_out_tmp <= '0';
-- CONSERVATIONS
v_curr <= v_curr;
i_curr <= i_curr;
p_curr <= p_curr;

-- FROM STATE 0

delta_v <= delta_v;
delta_i <= delta_i;
delta_p <= delta_p;

-- FROM STATE 1

mppt_dir_tmp <= mppt_dir_tmp;
skip_mppt_tmp <= skip_mppt_tmp;
vref_new_tmp <= vref_new_tmp;

-- FROM STATE 3

vref_out_tmp <= vref_out_tmp;
v_prev <= v_prev;
i_prev <= i_prev;
p_prev <= p_prev;
ready_count <= 0;

-- FROM STATE 3, 4, 5
-- FROM STATE 6

-- FROM STATE 7

-- STATE 3
WHEN s3 =>
-- ALTERATIONS: check to see if we should do mppt
IF (ovr_flag='1') THEN
vref_new_tmp <= vref_out_tmp - V_STEP;
mppt_dir_tmp <= mppt_dir_tmp;
skip_mppt_tmp <= '1';
ELSE
IF ((dv_test_tmp='0') AND (didv_test_tmp='0') AND
(dp_test_tmp='0')) THEN
IF ((delta_v < 0) XOR (delta_p <0)) THEN
vref_new_tmp <= vref_out_tmp - V_STEP;
mppt_dir_tmp <= '0';
ELSE
vref_new_tmp <= vref_out_tmp + V_STEP;
mppt_dir_tmp <= '1';
END IF;
skip_mppt_tmp <= '0';
ELSE
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mppt_dir_tmp <= mppt_dir_tmp;
vref_new_tmp <= vref_out_tmp;
skip_mppt_tmp <= '1';
END IF;
END IF;
state <= s4;
-- FLAGS
ready_out_tmp <= '0';
ovr_flag <= ovr_flag;
-- CONSERVATIONS
v_curr <= v_curr;
i_curr <= i_curr;
p_curr <= p_curr;

-- FROM STATE 0

delta_v <= delta_v;
delta_i <= delta_i;
delta_p <= delta_p;

-- FROM STATE 1

dv_test_tmp <= dv_test_tmp;
didv_test_tmp <= didv_test_tmp;
dp_test_tmp <= dp_test_tmp;
vref_out_tmp <= vref_out_tmp;
v_prev <= v_prev;
i_prev <= i_prev;
p_prev <= p_prev;
ready_count <= 0;

-- FROM STATE 2

-- FROM STATE 6

-- FROM STATE 7

-- STATE 4
WHEN s4 =>
-- ALTERATIONS: perform bounds checking on new vref
IF (vref_new_tmp < VREF_MIN) THEN
vref_new_tmp <= TO_UNSIGNED(VREF_MIN, 16);
ELSE
vref_new_tmp <= vref_new_tmp;
END IF;
state <= s5;
-- FLAGS
ready_out_tmp <= '0';
ovr_flag <= ovr_flag;
-- CONSERVATIONS
v_curr <= v_curr;
i_curr <= i_curr;
p_curr <= p_curr;

-- FROM STATE 0

delta_v <= delta_v;
delta_i <= delta_i;
delta_p <= delta_p;

-- FROM STATE 1

dv_test_tmp <= dv_test_tmp;
didv_test_tmp <= didv_test_tmp;
dp_test_tmp <= dp_test_tmp;

-- FROM STATE 2

mppt_dir_tmp <= mppt_dir_tmp;
skip_mppt_tmp <= skip_mppt_tmp;

-- FROM STATE 3

vref_out_tmp <= vref_out_tmp;
v_prev <= v_prev;
i_prev <= i_prev;
p_prev <= p_prev;

-- FROM STATE 6

ready_count <= 0;

-- FROM STATE 7
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-- STATE 5
WHEN s5 =>
-- ALTERATIONS: perform low current checking
IF ((i_curr < I_MIN) AND (ovr_flag='0')) THEN
vref_new_tmp <= vref_new_tmp - V_STEP_X2;
ELSE
vref_new_tmp <= vref_new_tmp;
END IF;
state <= s6;
-- FLAGS
ready_out_tmp <= '0';
ovr_flag <= ovr_flag;
-- CONSERVATIONS
v_curr <= v_curr;
i_curr <= i_curr;
p_curr <= p_curr;

-- FROM STATE 0

delta_v <= delta_v;
delta_i <= delta_i;
delta_p <= delta_p;

-- FROM STATE 1

dv_test_tmp <= dv_test_tmp;
didv_test_tmp <= didv_test_tmp;
dp_test_tmp <= dp_test_tmp;

-- FROM STATE 2

mppt_dir_tmp <= mppt_dir_tmp;
skip_mppt_tmp <= skip_mppt_tmp;

-- FROM STATE 3

vref_out_tmp <= vref_out_tmp;
v_prev <= v_prev;
i_prev <= i_prev;
p_prev <= p_prev;

-- FROM STATE 6

ready_count <= 0;

-- FROM STATE 7

-- STATE 6
WHEN s6 =>
-- ALTERATIONS: update vref, save values for next iteration
vref_out_tmp <= vref_new_tmp;
v_prev <= v_curr;
i_prev <= i_curr;
p_prev <= p_curr;
state <= s7;
-- FLAGS
ready_out_tmp <= '0';
ovr_flag <= ovr_flag;
-- CONSERVATIONS
v_curr <= v_curr;
i_curr <= i_curr;
p_curr <= p_curr;

-- FROM STATE 0

delta_v <= delta_v;
delta_i <= delta_i;
delta_p <= delta_p;

-- FROM STATE 1

dv_test_tmp <= dv_test_tmp;
didv_test_tmp <= didv_test_tmp;
dp_test_tmp <= dp_test_tmp;
mppt_dir_tmp <= mppt_dir_tmp;
skip_mppt_tmp <= skip_mppt_tmp;
vref_new_tmp <= vref_new_tmp;
ready_count <= 0;

-- FROM STATE 2

-- FROM STATE 3
-- FROM STATE 3, 4, 5

-- FROM STATE 7
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-- STATE 7
WHEN s7 =>
-- ALTERATIONS: send ready
IF (ready_count=3) THEN
ready_count <= 0;
state <= s0;
ELSE
ready_count <= ready_count + 1;
state <= s7;
END IF;
-- FLAGS
ready_out_tmp <= '1';
ovr_flag <= ovr_flag;
-- CONSERVATIONS
v_curr <= v_curr;
i_curr <= i_curr;
p_curr <= p_curr;

-- FROM STATE 0

delta_v <= delta_v;
delta_i <= delta_i;
delta_p <= delta_p;

-- FROM STATE 1

dv_test_tmp <= dv_test_tmp;
didv_test_tmp <= didv_test_tmp;
dp_test_tmp <= dp_test_tmp;
mppt_dir_tmp <= mppt_dir_tmp;
skip_mppt_tmp <= skip_mppt_tmp;
vref_new_tmp <= vref_new_tmp;
vref_out_tmp <= vref_out_tmp;
v_prev <= v_prev;
i_prev <= i_prev;
p_prev <= p_prev;

END CASE;
END IF;
END PROCESS;
vref_out <= vref_out_tmp;
ready_out <= ready_out_tmp;
dv_test <= dv_test_tmp;
didv_test <= didv_test_tmp;
dp_test <= dp_test_tmp;
mppt_dir <= mppt_dir_tmp;
skip_mppt <= skip_mppt_tmp;
ovr <= ovr_flag;
END a;
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-- FROM STATE 2

-- FROM STATE 3
-- FROM STATE 3, 4, 5
-- FROM STATE 6

A.6 CORDIC Sine Generator
LIBRARY IEEE;
USE IEEE.numeric_bit.ALL;
LIBRARY work;
USE work.cordic_lut_vhdl.ALL;
ENTITY cordic IS
PORT
(
clk
sine
ready_out
);
END cordic;

: IN BIT;
: OUT SIGNED(15 DOWNTO 0);
: OUT BIT

ARCHITECTURE a OF cordic IS
TYPE STATE_TYPE IS (s0, s1, s2, s3);
SIGNAL state: STATE_TYPE;
SIGNAL i,q: SIGNED(31 DOWNTO 0);
SIGNAL cum_angle: SIGNED(8 DOWNTO 0);
SIGNAL cur_angle: SIGNED(8 DOWNTO 0);
SIGNAL count: NATURAL RANGE 0 TO 15;
SIGNAL delay_count: UNSIGNED(7 DOWNTO 0);
SIGNAL phase_dir: BIT;
SIGNAL sine_out: SIGNED(15 DOWNTO 0);
SIGNAL ready_out_tmp: BIT;
-- 200 mV
CONSTANT MAG_P: SIGNED(31 DOWNTO 0):=X"031C0000";
CONSTANT MAG_N: SIGNED(31 DOWNTO 0):=X"FCE40000";
-- 180 mV
-- CONSTANT MAG_P: SIGNED(31 DOWNTO 0):=X"02CD0000";
-- CONSTANT MAG_N: SIGNED(31 DOWNTO 0):=X"FD330000";
-- 160 mV
-- CONSTANT MAG_P: SIGNED(31 DOWNTO 0):=X"027D0000";
-- CONSTANT MAG_N: SIGNED(31 DOWNTO 0):=X"FD830000";
-- 140 mV
-- CONSTANT MAG_P: SIGNED(31 DOWNTO 0):=X"022D0000";
-- CONSTANT MAG_N: SIGNED(31 DOWNTO 0):=X"FDD30000";
-- 120 mV
-- CONSTANT MAG_P: SIGNED(31 DOWNTO 0):=X"01DE0000";
-- CONSTANT MAG_N: SIGNED(31 DOWNTO 0):=X"FE220000";
-- 100 mV
-- CONSTANT MAG_P: SIGNED(31 DOWNTO 0):=X"018E0000";
-- CONSTANT MAG_N: SIGNED(31 DOWNTO 0):=X"FE720000";
-- 80 mV
-- CONSTANT MAG_P: SIGNED(31 DOWNTO 0):=X"013F0000";
-- CONSTANT MAG_N: SIGNED(31 DOWNTO 0):=X"FEC10000";
-- 60 mV
-- CONSTANT MAG_P: SIGNED(31 DOWNTO 0):=X"00EF0000";
-- CONSTANT MAG_N: SIGNED(31 DOWNTO 0):=X"FF110000";
-- 40 mV
-- CONSTANT MAG_P: SIGNED(31 DOWNTO 0):=X"009F0000";
-- CONSTANT MAG_N: SIGNED(31 DOWNTO 0):=X"FF610000";
-- 20 mV
-- CONSTANT MAG_P: SIGNED(31 DOWNTO 0):=X"004F0000";
-- CONSTANT MAG_N: SIGNED(31 DOWNTO 0):=X"FFB10000";
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CONSTANT SIGNED_P127: SIGNED(8 DOWNTO 0):="001111111";
CONSTANT SIGNED_N128: SIGNED(8 DOWNTO 0):="110000000";
CONSTANT FREQDIV: UNSIGNED(7 DOWNTO 0):=X"BD"; -- 189
BEGIN
PROCESS (clk)
BEGIN
IF (clk'EVENT AND clk = '1') THEN
CASE state IS
-- STATE 0:
WHEN s0 =>
state <= s1;
i <= X"00000000";
cur_angle<=cur_angle;
ready_out_tmp <= '0';
IF (cur_angle(7)='1') THEN
cum_angle <= SIGNED_N128; -- (-128)
q <= MAG_N;
ELSE
cum_angle <= SIGNED_P127; -- (+127)
q <= MAG_P;
END IF;
-- STATE 1:
WHEN s1 =>
IF (count=8) THEN
state <= s2;
count <= 0;
sine_out <= q(31 DOWNTO 16);
IF (cur_angle=SIGNED_P127) OR (cur_angle=SIGNED_N128) THEN
phase_dir <= NOT(phase_dir);
ELSE
phase_dir <= phase_dir;
END IF;
ELSE
state <= s1;
IF (cum_angle > cur_angle) THEN
q <= q - SHIFT_RIGHT(i,count);
i <= i + SHIFT_RIGHT(q,count);
cum_angle <= cum_angle - get_table_value(count);
ELSE
q <= q + SHIFT_RIGHT(i,count);
i <= i - SHIFT_RIGHT(q,count);
cum_angle <= cum_angle + get_table_value(count);
END IF;
count <= count+1;
END IF;
cur_angle<=cur_angle;
ready_out_tmp <= '0';
-- STATE 2:
WHEN s2 =>
IF (delay_count=FREQDIV) THEN
state <= s3;
delay_count <= "00000000";
ELSE
state <= s2;
delay_count <= delay_count+1;
END IF;
ready_out_tmp <= '0';
cur_angle<=cur_angle;
-- STATE 3:
WHEN s3 =>
state <= s0;
ready_out_tmp <= '1';
IF (phase_dir='0') THEN
cur_angle<=cur_angle+1;
ELSE
cur_angle<=cur_angle-1;
END IF;
END CASE;
END IF;
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sine <= sine_out;
ready_out <= ready_out_tmp;
END PROCESS;
END a;
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A.7 CORDIC Lookup Table
LIBRARY IEEE;
USE IEEE.numeric_bit.ALL;
PACKAGE cordic_lut_vhdl IS
SUBTYPE table_value_type IS SIGNED(7 DOWNTO 0);
SUBTYPE table_index_type IS NATURAL RANGE 0 TO 15;
FUNCTION get_table_value (table_index: table_index_type) RETURN table_value_type;
END;
PACKAGE BODY cordic_lut_vhdl IS
FUNCTION get_table_value (table_index: table_index_type) RETURN table_value_type IS
VARIABLE table_value: table_value_type;
BEGIN
CASE table_index IS
-- positive values
WHEN 0 =>
table_value := "01000000";
-- (+64)
WHEN 1 =>
table_value := "00100101";
-- (+37)
WHEN 2 =>
table_value := "00010100";
-- (+20)
WHEN 3 =>
table_value := "00001010";
-- (+10)
WHEN 4 =>
table_value := "00000101";
-- (+5)
WHEN 5 =>
table_value := "00000011";
-- (+3)
WHEN 6 =>
table_value := "00000001";
-- (+1)
WHEN 7 =>
table_value := "00000001";
-- (+1)
WHEN others =>
table_value := "00000000";
-- (0)
END CASE;
RETURN table_value;
END;
END;
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A.8 Dither and Reference Voltage Summation Block
LIBRARY IEEE;
USE IEEE.numeric_bit.ALL;
ENTITY dither_sum IS
PORT
(
clk
sine
ready_sine
vref
ready_vref
ovr
sum_data
ready_out
);
END dither_sum;

: IN BIT;
: IN SIGNED(15 DOWNTO 0);
: IN BIT;
: IN UNSIGNED(15 DOWNTO 0);
: IN BIT;
: IN BIT;
: OUT UNSIGNED(15 DOWNTO 0);
: OUT BIT

ARCHITECTURE a OF dither_sum IS
TYPE STATE_TYPE IS (s0, s1, s2);
SIGNAL state: STATE_TYPE;
SIGNAL
SIGNAL
SIGNAL
SIGNAL

ready_out_tmp: BIT;
dac_data_tmp: SIGNED(15 DOWNTO 0);
vref_curr: UNSIGNED(15 DOWNTO 0);
sine_curr: SIGNED(15 DOWNTO 0);

SIGNAL ready_count: INTEGER RANGE 0 TO 7;
BEGIN
PROCESS(clk)
BEGIN
IF (clk='1' AND clk'EVENT) THEN
CASE state IS
-- STATE 0
WHEN s0 =>
IF(ready_sine='1') THEN
sine_curr <= sine;
ELSE
sine_curr <= sine_curr;
END IF;
IF(ready_vref='1') THEN
vref_curr <= vref;
ELSE
vref_curr <= vref_curr;
END IF;
IF(ready_sine='1' OR ready_vref='1') THEN
state <= s1;
ELSE
state <= s0;
END IF;
dac_data_tmp <= dac_data_tmp;
ready_out_tmp <= '0';
-- STATE 1
WHEN s1 =>
IF(ovr='0') THEN
dac_data_tmp <= TO_INTEGER(vref_curr) + sine_curr;
ELSE
dac_data_tmp <= TO_SIGNED(TO_INTEGER(vref_curr),16);
END IF;
ready_out_tmp <= '0';
vref_curr <= vref_curr;
sine_curr <= sine_curr;
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state <= s2;
-- STATE 2
WHEN s2 =>
state <= s0;
ready_out_tmp <= '1';
vref_curr <= vref_curr;
sine_curr <= sine_curr;
dac_data_tmp <= dac_data_tmp;
END CASE;
END IF;
END PROCESS;
sum_data <= TO_UNSIGNED(TO_INTEGER(dac_data_tmp),16);
ready_out <= ready_out_tmp;
END a;
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A.9 DAC Controller
LIBRARY IEEE;
USE IEEE.numeric_bit.ALL;
ENTITY dac_control IS
PORT
(
clk
dac_data_1
dac_data_2
dac_data_3
dac_data_4

: IN

BIT;

:
:
:
:

UNSIGNED(15
UNSIGNED(15
UNSIGNED(15
UNSIGNED(15

IN
IN
IN
IN

DOWNTO
DOWNTO
DOWNTO
DOWNTO

dac_data
dac_cs
dac_ldac
dac_pd
dac_rst
dac_rw
dac_a0
dac_a1

: OUT UNSIGNED(15 DOWNTO 0);
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;
: OUT BIT;

vgen1
vgen2
vgen3
vgen4
rampgen

:
:
:
:

0);
0);
0);
0);

OUT UNSIGNED(15 DOWNTO 0);
OUT UNSIGNED(15 DOWNTO 0);
OUT UNSIGNED(15 DOWNTO 0);
OUT UNSIGNED(15 DOWNTO 0);
: OUT UNSIGNED(15 DOWNTO 0)

);
END dac_control;
ARCHITECTURE a OF dac_control IS
TYPE STATE_TYPE IS (a0, a1, a2, b0, b1, b2, c0, c1, c2, d0, d1, d2);
SIGNAL state: STATE_TYPE;
SIGNAL tmp_dac_ldac: BIT;
SIGNAL tmp_dac_cs: BIT;
SIGNAL tmp_a0: BIT;
SIGNAL tmp_a1: BIT;
SIGNAL tmp_dac_data: UNSIGNED(15 DOWNTO 0);
SIGNAL ramp_counter: UNSIGNED(15 DOWNTO 0);
BEGIN
PROCESS (clk)
BEGIN
IF (clk'EVENT AND clk = '1') THEN
CASE state IS
-- STATE A0:
WHEN a0 =>
tmp_a0 <= '0';
tmp_a1 <= '0';
state<=a1;
tmp_dac_data <= dac_data_1;
tmp_dac_cs <= '1';
tmp_dac_ldac <= '0';
-- STATE A1:
WHEN a1 =>
state <= a2;
tmp_dac_cs <= '0';
tmp_dac_data <= tmp_dac_data;
tmp_dac_ldac <= '0';
tmp_a0 <= tmp_a0;
tmp_a1 <= tmp_a1;
-- STATE A2:
WHEN a2 =>
state <= b0;
tmp_dac_cs <= '1';
tmp_dac_data <= tmp_dac_data;
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tmp_dac_ldac <= '1';
tmp_a0 <= tmp_a0;
tmp_a1 <= tmp_a1;
-- STATE B0:
WHEN b0 =>
tmp_a0 <= '1';
tmp_a1 <= '0';
state <= b1;
tmp_dac_data <= dac_data_2;
tmp_dac_cs <= '1';
tmp_dac_ldac <= '0';
-- STATE B1:
WHEN b1 =>
state <= b2;
tmp_dac_cs <= '0';
tmp_dac_data <= tmp_dac_data;
tmp_dac_ldac <= '0';
tmp_a0 <= tmp_a0;
tmp_a1 <= tmp_a1;
-- STATE B2:
WHEN b2 =>
state <= c0;
tmp_dac_cs <= '1';
tmp_dac_data <= tmp_dac_data;
tmp_dac_ldac <= '1';
tmp_a0 <= tmp_a0;
tmp_a1 <= tmp_a1;
-- STATE C0:
WHEN c0 =>
tmp_a0 <= '0';
tmp_a1 <= '1';
state<=c1;
tmp_dac_data <= dac_data_3;
tmp_dac_cs <= '1';
tmp_dac_ldac <= '0';
-- STATE C1:
WHEN c1 =>
state <= c2;
tmp_dac_cs <= '0';
tmp_dac_data <= tmp_dac_data;
tmp_dac_ldac <= '0';
tmp_a0 <= tmp_a0;
tmp_a1 <= tmp_a1;
-- STATE C2:
WHEN c2 =>
state <= d0;
tmp_dac_cs <= '1';
tmp_dac_data <= tmp_dac_data;
tmp_dac_ldac <= '1';
tmp_a0 <= tmp_a0;
tmp_a1 <= tmp_a1;
-- STATE D0:
WHEN d0 =>
state <= d1;
tmp_a0 <= '1';
tmp_a1 <= '1';
tmp_dac_data <= dac_data_4;
tmp_dac_cs <= '1';
tmp_dac_ldac <= '0';
-- STATE D1:
WHEN d1 =>
state <= d2;
tmp_a0 <= tmp_a0;
tmp_a1 <= tmp_a1;
tmp_dac_cs <= '0';
tmp_dac_data <= tmp_dac_data;
tmp_dac_ldac <= '0';
-- STATE D2:
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WHEN d2 =>
state <= a0;
tmp_a0 <= tmp_a0;
tmp_a1 <= tmp_a1;
tmp_dac_cs <= '1';
tmp_dac_data <= tmp_dac_data;
tmp_dac_ldac <= '1';
END CASE;
END IF;
ramp_counter <= ramp_counter + 1;
END PROCESS;
dac_data <= tmp_dac_data;
dac_cs <= tmp_dac_cs;
dac_ldac <= tmp_dac_ldac;
dac_pd <= '1';
dac_rst <= '0';
dac_rw <= '0';
dac_a0 <= tmp_a0;
dac_a1 <= tmp_a1;
rampgen <= ramp_counter(15 DOWNTO 0);
vgen1 <= X"3333";
vgen2 <= X"6666";
vgen3 <= X"9999";
vgen4 <= X"CCCC";
END a;
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